- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄376472 > 82C836A (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號(hào)： | 82C836A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁(yè)數(shù)： | 142/205頁(yè) |
| 文件大?。?/td> | 3878K |
| 代理商： | 82C836A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)當(dāng)前第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)
-CAS Only DRAM Access by CPU
Figure 11-6 shows the fastest possible CPU accesses to local DRAM. -RAS and row
address are already valid from a previous cycle, so only -CAS needs to be cycled. The
basic protocol is:
Column address becomes valid at start of TS.
-CAS goes low one PROCCLK later (for read), four PROCCLKs for write.
-CAS stays low until end of cycle.
Read data becomes valid by end of cycle.
Write data and parity are valid at mid-TS.
In pipeline mode, the shortest possible local memory read cycle is two T-states: T1P,
T2P. The shortest possible pipelined memory write is T1P, T2P, T2P (three T-states).
The extra T2P during writes allows time for parity generation. Nonpipelined cycles
follow the same timing except for an added T1 state at the beginning.
The -CAS active time is three PROCCLK cycles for read, and two PROCCLK cycles for
write. The minimum -CAS high (precharge) time is one cycle of PROCCLK. Minimum
column address setup time before -CAS goes active is one PROCCLK. Minimum
column address hold time after -CAS goes active is also one PROCCLK.
For external cache support, the end of the -CAS pulse has a small additional propagation
delay built-in so the read data will remain valid long enough for the cache data RAM to
capture it (cache read miss cycle). See the section titled
Early READY and LBA Modes
for other cache related timing.
-MWE is normally low so it can be used externally as a memory data buffer direction
control if desired. A small extra -MWE delay is provided at the end of the -CAS pulse
to insure that -CAS always goes inactive before -MWE goes back low. If the cycle is
nonpipelined, the falling edge of -MWE is delayed until the middle of the next T-state.
If the ‘‘-CAS Extend’’ wait state is enabled, one additional T-state is inserted in the -CAS
active time.
If internal EMS, Early READY mode or LBA is enabled (individually or in any
combination), an extra T-state may be inserted at the beginning of the cycle before
-CAS goes active. The extra T-state allows time for EMS address translation and/or
cycle claiming by external logic such as a cache controller. In the case of Early READY
or LBA, the early wait state occurs only on bus cycles that can be claimed by external
logic, and only if the cycle is not externally claimed. In the case of internal EMS, the
early wait state occurs only if access is made to one of the four page windows and the
window has been enabled for EMS, i.e., only if an EMS address translation actually
needs to occur.
ALE and command are not generated on the AT bus during local memory accesses by
the CPU.
The CPU status signals (M/-IO, D/-C, W/-R) are latched internally at mid-TS.
I
CPU Access to AT-Bus
System Timing Relationships
11-10
Revision 3.0
P R E L I M I N A R Y
Chips and Technologies, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C836A-16 | Single-Chip 386sx AT |
| 82C836A-20 | Single-Chip 386sx AT |
| 82C836B | Single-Chip 386sx AT |
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C836A-16 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Single-Chip 386sx AT |
| 82C836A-20 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Single-Chip 386sx AT |
| 82C836B | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Single-Chip 386sx AT |
| 82C83H | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:CMOS Clock Generator Driver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。