參數(shù)資料
型號(hào): 73M1966B-DB
廠商: Maxim Integrated Products
文件頁(yè)數(shù): 42/88頁(yè)
文件大小: 0K
描述: BOARD DEMO 73M1966B 20-TSSOP
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 1
系列: *
DS_1x66B_001
73M1866B/73M1966B Data Sheet
Rev. 1.6
47
8.2
PCM Clock Frequencies
The 73M1x66B supports the following PCLK input frequencies:
256 kHz
512 kHz
768 kHz
1.024 MHz
1.536 MHz
1.544 MHz
2.048 MHz
3.088 MHz
4.096 MHz
6.176 MHz
8.192 MHz
The 73M1x66B automatically detects the frequency of PCLK and adjusts its internal PLL parameters
accordingly. At startup, the first eight frames are discarded. The next eight frames are used to count the
number of PCLK cycles during each frame. If the count differs among these eight frames or if the count is
a non-supported value, then a PCLKDT interrupt is asserted.
If PCLK is set at a frequency different from the above list, the PLL will be set for a PCLK of 2.048 MHz.
Since there will be a discrepancy between the frequency of PCLK and the frequency considered for PLL
settings, a PCLKDT interrupt may occur if required. It takes about 20 PCM frames before PLL is locked,
which is shown through the assertion of the FRCVCO status bit. PCLK must be running for several
cycles when reset is de-asserted. After that point, SPI transactions can start.
8.3
Master Mode
The default mode of operation for the PCM highway in the 73M1x66B is the slave mode i.e.,
FS and
PCLK are inputs to the device. The 73M1x66B offers a master mode by which a 4.096 MHz clock is
applied to the PCLKI pin. The master clock is divided by two to generate a 2.048 MHz clock that is
connected to the PCM highway via the PCLKO pin. Similarly,
FS of one 2.048 MHz period long is
generated and driven to the PCM highway.
The master mode is set by setting the MASTER bit.
8.4
A-
law / μ-law Compander
The 73M1x66B may be programmed for compressed A-
law mode, compressed μ-law mode, or linear
mode. Compression schemes are used to minimize the bandwidth required for exchanging data samples
on the PCM highway. For instance, when PCLK is 8.192 MHz there are 128 8-bit time slots available.
The density of the overall system is halved when working in linear mode, which requires 16-bit time slots.
The 73M1x66B fully complies with the A-
law and μ-law companding specifications defined in the ITU-T
Recommendation G.711.
相關(guān)PDF資料
PDF描述
EEM18DTBT-S189 CONN EDGECARD 36POS R/A .156 SLD
EEM18DTAT-S189 CONN EDGECARD 36POS R/A .156 SLD
383LX822M100N062 CAP ALUM 8200UF 100V 20% SNAP
73M1866B-IFX KIT EVALUATION FOR 73M1866B
GMM08DSEN-S13 CONN EDGECARD 16POS .156 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
73M1966B-DB-C 功能描述:網(wǎng)絡(luò)開(kāi)發(fā)工具 73M1966B Demo Brd w/GUI Cable RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類(lèi)型:Ethernet to Wi-Fi Bridges 工具用于評(píng)估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類(lèi)型:802.11 b/g, Ethernet 工作電源電壓:3.3 V
73M1966B-EVM 功能描述:網(wǎng)絡(luò)開(kāi)發(fā)工具 73M1966 Demo Brd & MotherBrd RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類(lèi)型:Ethernet to Wi-Fi Bridges 工具用于評(píng)估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類(lèi)型:802.11 b/g, Ethernet 工作電源電壓:3.3 V
73M1966B-IM/F 制造商:Maxim Integrated Products 功能描述:
73M1966B-KEYCHN 功能描述:網(wǎng)絡(luò)開(kāi)發(fā)工具 Keychain Eval Module RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類(lèi)型:Ethernet to Wi-Fi Bridges 工具用于評(píng)估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類(lèi)型:802.11 b/g, Ethernet 工作電源電壓:3.3 V
73M1AR0015F 功能描述:RES 0.0015 OHM 1% 1W 1206 制造商:cts resistor products 系列:73M1A 包裝:帶卷(TR) 零件狀態(tài):在售 電阻值:1.5 MOhms 容差:±1% 功率(W):1W 成分:金屬薄膜 特性:電流檢測(cè) 溫度系數(shù):±100ppm/°C 工作溫度:-55°C ~ 155°C 封裝/外殼:1206(3216 公制) 供應(yīng)商器件封裝:1206 大小/尺寸:0.126" 長(zhǎng) x 0.063" 寬(3.20mm x 1.60mm) 高度 - 安裝(最大值):0.035"(0.90mm) 端子數(shù):2 故障率:- 標(biāo)準(zhǔn)包裝:4,000