參數(shù)資料
型號(hào): 73M1966B-DB
廠商: Maxim Integrated Products
文件頁數(shù): 38/88頁
文件大小: 0K
描述: BOARD DEMO 73M1966B 20-TSSOP
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 1
系列: *
DS_1x66B_001
73M1866B/73M1966B Data Sheet
Rev. 1.6
43
7.5
GPIO Registers
Three user-defined I/O pins are provided in the 32-pin QFN package of the 73M1966B only. The pins are
GPIO7, GPIO6 and GPIO5.
GPIO pins are not available on the 20-pin package of the 73M1966B.
GPIO pins are not available on the 42-pin package of the 73M1866B.
Each pin can be configured independently as either an input or an output by writing to the corresponding
I/O Direction (DIR) register.
At power on and after a reset, the GPIO pins are initialized to a high impedance state to avoid unwanted
current contention and consumption. The input structures are protected from floating inputs, and no
output levels are driven by any of the GPIO pins.
The mapping of GPIO pins is designed to correspond to the bit location in their control and status
registers.
The 73M1x66B supports the ability to generate an interrupt on the
INT pin. The source can be configured
to generate on a rising or a trailing edge. Only GPIO ports that are configured as inputs can be used to
generate interrupts.
Function
Mnemonic
Register
Location
Type
Description
DIR
0x04[7:5]
W
GPIO Input/Output Select
These control bits are used to designate the GPIO pins as either
inputs or outputs.
0 = GPIO pin is defined as an output.
1 = GPIO pin is defined as an input. (Default)
GPIOn
0x03[7:5]
W
GPIO State
These bits reflect the status of the GPIO7, GPIO6 and GPIO5 pins.
If the DIR bit is reset, reading this field returns the logical value of the
appropriate GPIOn pin as an input.
If the DIR bit is set, the pins output the logical value as written.
ENGPIOn
0x05[7:5]
W
GPIO Enable
Each of the GPIO enable bits in this register enables the
corresponding GPIO bit as an edge-triggered interrupt source. If a
GPIO bit is set to one, an edge (which edge depends on the value in
the GIP register) of the corresponding GPIO pin will cause the
INT pin
to go active low, and the edge detectors will be rearmed when the
GPIO data register is read.
POLn
0x06[7:5]
W
GPIO Interrupt Edge Selection
Defines the interrupt source as being either on a rising or a falling
edge of the corresponding GPIO pin.
0 = A rising edge will trigger an interrupt from the corresponding pin.
(Default)
1 = A falling edge will trigger an interrupt from the corresponding pin.
相關(guān)PDF資料
PDF描述
EEM18DTBT-S189 CONN EDGECARD 36POS R/A .156 SLD
EEM18DTAT-S189 CONN EDGECARD 36POS R/A .156 SLD
383LX822M100N062 CAP ALUM 8200UF 100V 20% SNAP
73M1866B-IFX KIT EVALUATION FOR 73M1866B
GMM08DSEN-S13 CONN EDGECARD 16POS .156 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
73M1966B-DB-C 功能描述:網(wǎng)絡(luò)開發(fā)工具 73M1966B Demo Brd w/GUI Cable RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評(píng)估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V
73M1966B-EVM 功能描述:網(wǎng)絡(luò)開發(fā)工具 73M1966 Demo Brd & MotherBrd RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評(píng)估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V
73M1966B-IM/F 制造商:Maxim Integrated Products 功能描述:
73M1966B-KEYCHN 功能描述:網(wǎng)絡(luò)開發(fā)工具 Keychain Eval Module RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評(píng)估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V
73M1AR0015F 功能描述:RES 0.0015 OHM 1% 1W 1206 制造商:cts resistor products 系列:73M1A 包裝:帶卷(TR) 零件狀態(tài):在售 電阻值:1.5 MOhms 容差:±1% 功率(W):1W 成分:金屬薄膜 特性:電流檢測(cè) 溫度系數(shù):±100ppm/°C 工作溫度:-55°C ~ 155°C 封裝/外殼:1206(3216 公制) 供應(yīng)商器件封裝:1206 大小/尺寸:0.126" 長 x 0.063" 寬(3.20mm x 1.60mm) 高度 - 安裝(最大值):0.035"(0.90mm) 端子數(shù):2 故障率:- 標(biāo)準(zhǔn)包裝:4,000