
SECTION 1: GENERAL DESCRIPTION
MOTOROLA
Page 1
MC68HC05BD7 Rev. 2.0
GENERAL RELEASE SPECIFICATION
PRELMNARY
Sync Signal Processor module for processing horizontal, vertical,
composite, and SOG SYNC signals; frequency counting; polarity
detection; polarity controlled HSYNO and VSYNO or extracted VSYNC
outputs, and CLAMP pulse output
SECTION 1
GENERAL DESCRIPTION
The MC68HC05BD7 HCMOS microcontroller is a member of the M68HC05 Family of low-
cost single-chip microcontrollers. It is particularly suitable as multi-sync computer monitor
controller. This 8-bit microcontroller unit (MCU) contains an on-chip oscillator, CPU, RAM,
ROM, DDC12AB module, parallel I/O, Pulse Width Modulator, Multi-Function Timer, 6-bit
ADC, and SYNC Processor.
1.1
1.1.1
Hardware Features
HC05 Core
Low cost, HCMOS technology
40-pin DIP and 42-pin SDIP packages
256 Bytes of RAM for HC05BD2
384 Bytes of RAM for HC05BD7HC705BD7
5.75K-Bytes of User ROM for HC05BD2
11.75K-Bytes of User ROM for HC05BD7
11.5K-Bytes of User EPROM for HC705BD7
26 Bidirectional I/O lines: 14 dedicated and 12 multiplexed I/O lines. 4 of
the 14 dedicated I/O lines and 6 of the 12 multiplexed I/O lines have max.
+12V or +5V open-drain output buffers
16 x 8-bit PWM channels: Two 8-bit PWM channels have +12V open-
drain outputs: 8 dedicated 8-bit PWM channels have +5V open-drain
output options
6-bit ADC with 4 selectable input channels
Multi-Function Timer (MFT) with Periodic Interrupt
DDC12AB
hardware for DDC2AB protocol
Software maskable Edge-Sensitive or Edge and Level-Sensitive External
Interrupt
module contains DDC1 hardware and multi-master I
2
C
DDC is a standard defined by VESA.
I
C-bus is a proprietary Philips interface bus.
2