參數(shù)資料
型號： 28F640J3C-120
廠商： Intel Corp.
英文描述： Intel StrataFlash Memory (J3)
中文描述： 英特爾StrataFlash存儲器（J3）
文件頁數(shù)： 36/72頁
文件大小： 905K
代理商： 28F640J3C-120
256-Mbit J3 (x8/x16)
36
Datasheet
Clear Block Lock-Bits
SCS
2
Write
X
0x60
Write
X
0xD0
1,15
Protection Program
2
Write
X
0xC0
Write
PA
PD
1
NOTES:
1. Commands other than those shown above are reserved by Intel for future device implementations and should not be used.
2. The Basic Command Set (BCS) is the same as the 28F008SA Command Set or Intel Standard Command Set. The Scalable
Command Set (SCS) is also referred to as the Intel Extended Command Set.
3. Bus operations are defined in
Table 12
.
4. X = Any valid address within the device.
BA = Address within the block.
IA = Identifier Code Address: see
Table 17
.
QA = Query database Address.
PA = Address of memory location to be programmed.
RCD = Data to be written to the read configuration register. This data is presented to the device on A[16:1]; all other address
inputs
are ignored.
5. ID = Data read from Identifier Codes.
QD = Data read from Query database.
SRD = Data read from Status Register. See
Table 18
for a description of the Status Register bits.
PD = Data to be programmed at location PA. Data is latched on the rising edge of WE#.
CC = Configuration Code.
6. The upper byte of the data bus (D[15:8]) during command writes is a “Don’t Care” in x16 operation.
7. Following the Read Identifier Codes command, read operations access manufacturer, device and block lock codes. See
Section 10.2
for read identifier code data.
8. If the WSM is running, only D7 is valid; D[15:8] and D[6:0] float, which places them in a high-impedance state.
9. After the Write to Buffer command is issued check the XSR to make sure a buffer is available for writing.
10.The number of bytes/words to be written to the Write Buffer = N + 1, where N = byte/word count argument. Count ranges on
this device for byte mode are N = 00H to N = 1FH and for word mode are N = 0x00 to N = 0x0F. The third and consecutive
bus cycles, as determined by N, are for writing data into the Write Buffer. The Confirm command (0xD0) is expected after
exactly N + 1 write cycles; any other command at that point in the sequence aborts the write to buffer operation. See
Figure
18, “Write to Buffer Flowchart” on page 59
for additional information
11.The write to buffer or erase operation does not begin until a Confirm command (0xD0) is issued.
12.Attempts to issue a block erase or program to a locked block.
13.Either 0x40 or 0x10 are recognized by the WSM as the byte/word program setup.
14.Program suspends can be issued after either the Write-to-Buffer or Word/Byte-Program operation is initiated.
15.The clear block lock-bits operation simultaneously clears all block lock-bits.
Table 14. Command Bus-Cycle Definitions (Sheet 2 of 2)
Command
Scalable or
Basic
Command
Set
(2)
Bus
Cycles
Req’d.
First Bus Cycle
Second Bus Cycle
Notes
Oper
(3)
Addr
(4)
Data
(5,6)
Oper
(3)
Addr
(4)
Data
(5,6)
相關(guān)PDF資料
PDF描述
28LV64A 64K (8K x 8) Low Voltage CMOS EEPROM(低壓,64K位, CMOS 并行EEPROM)
28M0U 60V 300mA MONOLITHIC DIODE ARRAY
28M0DC 60V 300mA MONOLITHIC DIODE ARRAY
28M0DS 60V 300mA MONOLITHIC DIODE ARRAY
28M0UC 60V 300mA MONOLITHIC DIODE ARRAY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
28F640J3D75 制造商:Intel 功能描述: 制造商: 功能描述: 制造商:undefined 功能描述:
28F640J5 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:5 Volt Intel StrataFlash? Memory
28F640L18 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash Wireless Memory
28F640L30 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1.8 Volt Intel StrataFlash㈢ Wireless Memory with 3.0-Volt I/O (L30)
28F640P3 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*