
APPENDIX B LIST OF INSTRUCTION SET
417
Instruction Set (alphabetical order) (2/4)
Mnemonic
Operand
Op Code
Operation
Execution
Clock
Flag
i
r
l
CY
OV
S
Z
SAT
LD.W
disp16
[reg1], reg2
rrrrr111001RRRRR
ddddddddddddddd1
Note 1
adr
←
GR [reg1] + sign-extend (disp16)
GR [reg2]
←
Load-memory (adr, Wortd))
1
1
2
LDSR
reg2, regID
rrrrr111001RRRRR
SR [regID]
regID = EIPC, FEPC
1
1
3
ddddddddddddddd1
←
GR [reg2]
regID = EIPSW, FEPSW
1
Note 2
regID = PSW
1
×
×
×
×
×
MOV
reg1, reg2
rrrrr000000RRRRR
GR [reg2]
←
GR [reg1]
1
1
1
imm5, reg2
rrrrr010000iiiii
GR [reg2]
←
sign-extend (imm5)
1
1
1
MOVEA
imm16,
reg1, reg2
rrrrr110001RRRRR
iiiiiiiiiiiiiiii
GR [reg2]
←
GR [reg1] + sign-extend
(imm16)
1
1
1
MOVHI
imm16,
reg1, reg2
rrrrr110010RRRRR
iiiiiiiiiiiiiiii
GR [reg2]
←
GR [reg1] + (imm16 || 0
16
)
1
1
1
MULH
reg1,reg2
rrrrr000111RRRRR
GR [reg2]
←
GR [reg2]
(Signed multiplication)
Note 3
×
GR [reg1]
Note 3
1
1
2
imm5, reg2
rrrrr010111iiiii
GR [reg2]
←
GR [reg2]
(imm5) (Signed multiplication)
Note 3
×
sign-extend
1
1
2
MULHI
imm16,
reg1, reg2
rrrrr110111RRRRR
iiiiiiiiiiiiiiii
GR [reg2]
←
GR [reg1]
(Signed multiplication)
Note 3
×
imm16
1
1
2
NOP
0000000000000000 Uses 1 clock cycle without doing anything
1
1
1
NOT
reg1, reg2
rrrrr000001RRRRR
GR [reg2]
←
NOT (GR [reg1])
1
1
1
0
×
×
NOT1
bit#3,
disp16 [reg1]
01bbb111110RRRRR
dddddddddddddddd
adr
←
GR [reg1] + sign-extend (disp16)
Z flag
←
Not (Load-memory-bit
(adr, bit#3))
Store-memory-bit (adr, bit#3, Z flag)
4
4
4
×
OR
reg1, reg2
rrrrr001000RRRRR
GR [reg2]
←
GR [reg2] OR GR [reg1]
1
1
1
0
×
×
ORI
imm16,
reg1, reg2
rrrrr110100RRRRR
iiiiiiiiiiiiiiii
GR [reg2]
←
GR [reg2] OR zero-extend
(imm16)
1
1
1
0
×
×
RETI
0000011111100000
0000000101000000
if PSW.EP = 1
then PC
PSW
←
EIPSW
eise if PSW.NP = 1
then PC
←
EIPC
←
FEPC
PSW
←
FEPSW
eise PC
PSW
←
EIPSW
←
EIPC
4
4
4
R
R
R
R
R
Notes 1.
ddddddddddddddd is the higher 15 bits of disp 16.
The op code of this instruction uses the field of reg1 through the source register is shown as reg2 in
the above table. Therefore, the meaning of register specification for mnemonic description and op code
is different from that of the other instructions.
rrr = regID specification
RRRRR = reg2 specification
Only the lower half-word data is valid.
2.
3.