參數(shù)資料
型號(hào): μPD45D128842
廠商: NEC Corp.
英文描述: 128 M-bit Synchronous DRAM with Double Data Rate(128 同步動(dòng)態(tài)RAM)
中文描述: 128 M位同步雙數(shù)據(jù)速率(128同步動(dòng)態(tài)RAM的內(nèi)存)
文件頁(yè)數(shù): 19/80頁(yè)
文件大?。?/td> 637K
代理商: ΜPD45D128842
19
μ
PD45D128442, 45D128842, 45D128164
Preliminary Data Sheet
(3/3)
Current state
/CS /RAS /CAS /WE
Address
Command
Action
Notes
Write recovering
H
x
x
x
x
DESL
Nop (Row active after t
DPL
)
L
H
H
H
x
NOP
Nop (Row active after t
DPL
)
L
H
H
L
x
BST
Nop (Row active after t
DPL
)
L
H
L
H
BA, CA, A10 READ/READA
Begin read/read with AP
L
H
L
L
BA, CA, A10 WRIT/WRITA
Begin new write/write with AP
L
L
H
H
BA, RA
ACT
ILLEGAL
2
L
L
H
L
BA, A10
PRE/PALL
ILLEGAL
2
L
L
L
H
x
REF/SELF
ILLEGAL
L
L
L
L
Op-Code
MRS
ILLEGAL
L
L
L
L
Op-Code
EMRS
ILLEGAL
Write recovering
H
x
x
x
x
DESL
Nop (Idle after t
DAL
)
with auto precharge
L
H
H
H
x
NOP
Nop (Idle after t
DAL
)
L
H
H
L
x
BST
ILLEGAL
L
H
L
H
BA, CA, A10 READ/READA
ILLEGAL
L
H
L
L
BA, CA, A10 WRIT/WRITA
ILLEGAL
L
L
H
H
BA, RA
ACT
ILLEGAL
2
L
L
H
L
BA, A10
PRE/PALL
ILLEGAL
2
L
L
L
H
x
REF/SELF
ILLEGAL
L
L
L
L
Op-Code
MRS
ILLEGAL
L
L
L
L
Op-Code
EMRS
ILLEGAL
Refresh
H
x
x
x
x
DESL
Nop (Idle after t
RC
)
L
H
H
H
x
NOP
Nop (Idle after t
RC
)
L
H
H
L
x
BST
Nop (Idle after t
RC
)
2
L
H
L
x
x
READ/WRIT
ILLEGAL
2
L
L
H
x
x
ACT/PRE/PALL
ILLEGAL
3
L
L
L
x
x
REF/SELF/MRS/E
MRS
ILLEGAL
Mode register
H
x
x
x
x
DESL
Nop (Idle after t
RSC
)
accessing
L
H
H
H
x
NOP
Nop (Idle after t
RSC
)
L
H
H
L
x
BST
ILLEGAL
2
L
H
x
x
x
READ/WRIT
ILLEGAL
2
L
L
x
x
x
ACT/PRE/PALL/R
EF/SELF/MRS/EM
RS
ILLEGAL
2
Remark
H = High level, L = Low level, x = High or Low level (Don't care),
BA = Bank address, RA = Row address, CA = Column address, A10 = Precharge control address,
Op-Code = Operand code, Nop = No operation, AP = Auto precharge,
ILLEGAL = Device operation and/or data-integrity are not guaranteed
Notes 1.
All entries assume that CKE was active (High level) during the preceding clock cycle and the current clock
cycle.
2.
ILLEGAL to bank in specified states; function may be legal in the bank indicated by BA0, BA1 depending on
the state of that bank.
3.
Nop to bank precharging or in idle state. May precharge bank indicated by BA0, BA1.
4.
ILLEGAL if any bank is not idle.
5.
ILLEGAL if t
RAS
is not satisfied.
6.
Must satisfy command interval and/or burst terminate condition.
相關(guān)PDF資料
PDF描述
μPD4811650 16M Synchronous Graphics Memory (SGRAM)(16M同步圖形存儲(chǔ)器)
μPD703002 16/32 Bit Single Chip Microcontrollers(16/32 位單片微控制器)
μPD703003 16/32 Bit Single Chip Microcontrollers(16/32位單片微控制器)
μPD703100 32 Bit RISC Microcontrollers(32 位 RISC 微控制器)
μPD703101 32 Bit RISC Microcontrollers(32 位 RISC 微控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PD45VN6C100 制造商:Banner Engineering 功能描述:SENSOR, PHOTOELECTRIC, PICODOT, CONVERGENT LASER, FOCAL POINT, 1
PD45VN6C100Q 制造商:Banner Engineering 功能描述:Sensor, PicoDot, Convergent Laser, Focal Point: 102mm, Input 10-30VDC, Cable 2m
PD45VN6C200 制造商:Banner Engineering 功能描述:PicoDot: Convergent Laser, Focal Point: 203 mm, Input: 10-30V dc, Outputs: Compl
PD45VN6C200-52277 制造商:Banner Engineering 功能描述:PD45VN6C200-52277 CVGNT LASER 650nm/10nm BANDPASS FILTER
PD45VN6C200Q 制造商:Banner Engineering 功能描述:SENSOR, PHOTOELECTRIC, PICODOT, CONVERGENT LASER, FOCAL POINT