![](http://datasheet.mmic.net.cn/380000/-PD4564163_datasheet_16744875/-PD4564163_8.png)
8
μ
PD4564441, 4564841, 4564163 for Rev. E
CONTENTS
1.
Input / Output Pin Function ............................................................................................................ 10
2.
Commands ....................................................................................................................................... 11
3.
Simplified State Diagram ................................................................................................................. 14
4.
Truth Table ....................................................................................................................................... 15
4.1
Command Truth Table............................................................................................................................. 15
4.2
DQM Truth Table...................................................................................................................................... 15
4.3
CKE Truth Table....................................................................................................................................... 15
4.4
Operative Command Table ..................................................................................................................... 16
4.5
Command Truth Table for CKE .............................................................................................................. 19
5.
Initialization ...................................................................................................................................... 20
6.
Programming the Mode Register ................................................................................................... 21
7.
Mode Register .................................................................................................................................. 22
7.1
Burst Length and Sequence .................................................................................................................. 23
8.
Address Bits of Bank-Select and Precharge ................................................................................. 24
9.
Precharge ......................................................................................................................................... 25
10. Auto Precharge ................................................................................................................................ 26
10.1
Read with Auto Precharge ................................................................................................................... 26
10.2
Write with Auto Precharge .................................................................................................................. 27
11. Read / Write Command Interval ..................................................................................................... 28
11.1
Read to Read Command Interval ........................................................................................................ 28
11.2
Write to Write Command Interval ........................................................................................................ 28
11.3
Write to Read Command Interval ........................................................................................................ 29
11.4
Read to Write Command Interval ........................................................................................................ 30
12. Burst Termination ............................................................................................................................ 31
12.1
Burst Stop Command .......................................................................................................................... 31
12.2
Precharge Termination ........................................................................................................................ 32
12.2.1
12.2.2
Precharge Termination in READ Cycle .................................................................................... 32
Precharge Termination in WRITE Cycle .................................................................................. 33