- 您現(xiàn)在的位置：買賣IC網 > PDF目錄376463 > XRT81L27IV (EXAR CORP) SEVEN CHANNEL E1 LINE INTERFACE UNIT WITH CLOCK RECOVERY PDF資料下載
參數(shù)資料
| 型號： | XRT81L27IV |
| 廠商： | EXAR CORP |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | SEVEN CHANNEL E1 LINE INTERFACE UNIT WITH CLOCK RECOVERY |
| 中文描述： | DATACOM, PCM TRANSCEIVER, PQFP128 |
| 封裝： | TQFP-128 |
| 文件頁數(shù)： | 22/30頁 |
| 文件大?。?/td> | 194K |
| 代理商： | XRT81L27IV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
XRT81L27
SEVEN CHANNEL E1 LINE INTERFACE UNIT WITH CLOCK RECOVERY
REV. 1.1.0
á
20
nal samples this input pin on the falling edge of the
TCLK clock signal and encodes it into the appropriate
bipolar line signal across the TTIP and TRING output
pins.In this mode the Transmit Logic Block ignores
the TNEG input pin.
Figure 9 illustrates the behavior of the TPOS and
TCLK signals when the Transmit Logic Block has
been configured to accept Single-Rail data from the
Terminal Equipment.
2.1.3
TCLK is a clock input signal of 2.048 MHz. The global
signal TClkP can be used to invert the polarity of the
sampling clock relative to the TClk input pin for both
SD and DR modes.
2.2
T
HE
E
NCODER
BLOCK
The purpose of the Encoder Block is to aid in the
Clock Recovery process at the Remote Terminal
Equipment by ensuring an upper limit on the number
of consecutive zeros that can exist in the line signal.
2.2.1
HDB3 Encoding
When the Encoder is enabled (by the global CODE
bit set and
Single-Rail mode
selected), it parses
through and searches the Transmit Data Stream from
the Transmit Logic Block for the occurrence of four (4)
TClk input
consecutive zeros (“0000”). If the HDB3 Encoder
finds an occurrence of four consecutive zeros, it then
substitutes these four “0’s” with either a “000V” or a
“B00V” pattern to insure that an odd number of bipo-
lar pulses exist between any two consecutive viola-
tion pulses.
“B” represents a Bipolar pulse that is compliant with
the Alternating Polarity requirements of the AMI (Al-
ternate Mark Inversion) line code and “V” represents
a bipolar Violation (e.g., a bipolar pulse that violates
the Alternating Polarity requirements of the AMI line
code).
Figure 10 illustrates the HDB3 Encoder at work with
two separate strings of four (or more) consecutive ze-
ros showing a “000V and a “B00V” usage
2.3
The MUX block accepts data inputs from the Encoder
block and the Remote loopback. Under control of the
channel control bits it will select the desired bit stream
T
HE
MUX
BLOCK
and send it to the timing control block. Remote loop-
back provides a path for the XRT81L27 to send re-
ceived data back over the Transmit line (TTIP -
TRING) to the “other” end of the Timing Control block
F
IGURE
9. S
INGLE
-R
AIL
D
ATA
F
ROM
THE
T
ERMINAL
TCLK
TPDATA
Data 1 1 0 0
F
IGURE
10. HDB3 E
NCODING
TClk
TPOS
SR data
Encoded
PDATA
Encoded
NDATA
Line signal
1
0
0
1
0
1
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
1
0
1
1
1
0
B
V
0
V
0
0
0
0
0
0
1
1
0
0
0
1
0
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1
1
0
1
0
1
0
1
0
1
0
1
相關PDF資料 |
PDF描述 |
|---|---|
| XRT81L27 | Seven Channel E1 Line Interface Unit with Clock Recovery(7通道 E1線接口單元（帶時鐘恢復）) |
| XRT82D20 | Single Channel E1 Line Interface Unit(單通道E1線接口單元) |
| XRT82L24IV | QUAD E1 LINE TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT82L24 | Quad E1 Line Transceiver with Clock Recovery and Jitter Attenuator(四E1線收發(fā)器（帶時鐘恢復和振動衰減器）) |
| XRT82L34 | Quad T1/E1/J1 Line Transceiver with Clock Recovery and Jitter Attenuator(四 T1/E1/J1線收發(fā)器（帶時鐘恢復和振蕩衰減器）) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XRT81L27IV-F | 功能描述:外圍驅動器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XR-T8205CP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telephone Ringer |
| XR-T8205P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telephone Ringer |
| XRT82D20 | 制造商:EXAR 制造商全稱:EXAR 功能描述:SINGLE CHANNEL E1 LINE INTERFACE UNIT |
| XRT82D20_06 | 制造商:EXAR 制造商全稱:EXAR 功能描述:SINGLE CHANNEL E1 LINE INTERFACE UNIT |
發(fā)布緊急采購，3分鐘左右您將得到回復。