參數(shù)資料
型號(hào): XRT75R12IB-L
廠商: Exar Corporation
文件頁(yè)數(shù): 77/90頁(yè)
文件大?。?/td> 0K
描述: IC LIU E3/DS3/STS-1 12CH 420TBGA
標(biāo)準(zhǔn)包裝: 40
類型: 線路接口裝置(LIU)
驅(qū)動(dòng)器/接收器數(shù): 12/12
規(guī)程: DS3,E3,STS-1
電源電壓: 3.135 V ~ 3.465 V
安裝類型: 表面貼裝
封裝/外殼: 420-LBGA 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 420-TBGA(35x35)
包裝: 托盤(pán)
XRT75R12
76
REV. 1.0.4
TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
2
LOSMUT Enable
R/W
Muting upon LOS Enable - Channel_n:
This READ/WRITE bit-field is used to configure the Receive Section (within
Channel_n) to automatically pull their corresponding Recovered Data Out-
put pins (e.g., RxPOS_n and RxNEG_n) to GND for the duration that the
Receive Section declares the LOS defect condition. In other words, this fea-
ture (if enabled) will cause the Receive Channel to automatically mute the
Recovered data anytime the Receive Section declares the LOS defect con-
dition.
0 - Disables the Muting upon LOS feature. In this setting the Receive Sec-
tion will NOT automatically mute the Recovered Data whenever it is declar-
ing the LOS defect condition.
1 - Enables the Muting upon LOS feature. In this setting the Receive Sec-
tion will automatically mute the Recovered Data whenever it is declaring the
LOS defect condition.
1
Receive Monitor
Mode Enable
R/W
Receive Monitor Mode Enable - Channel_n:
This READ/WRITE bit-field is used to configure the Receive Section of
Channel_n to operate in the Receive Monitor Mode.
If the user configures the Receive Section to operate in the Receive Monitor
Mode, then it will be able to receive a nominal DSX-3/STSX-1 signal that
has been attenuated by 20dB of flat loss along with 6dB of cable loss, in an
error-free manner. However, internal LOS circuitry is suppressed and LOS
will never assert nor LOS be declared when operating under this mode.
0 - Configures the corresponding channel to operate in the Normal Mode.
1 - Configure the corresponding channel to operate in the Receive Monitor
Mode.
0
Receive Equalizer
Enable
R/W
Receive Equalizer Enable - Channel_n:
This READ/WRITE register bit is used to enable or disable the Receive
Equalizer block within the Receive Section of Channel_n, as listed below.
0 - Disables the Receive Equalizer within the corresponding channel.
1 - Enables the Receive Equalizer within the corresponding channel.
NOTE: For virtually all applications, we recommend that the user set this bit-
field to "1" (for all channels) and enable the Receive Equalizer.
TABLE 38: RECEIVE CONTROL REGISTER - CHANNEL n ADDRESS LOCATION = 0XM5
(n = [0:11] & M= 0-5 & 8-D)
BIT NUMBER
NAME
TYPE
DESCRIPTION
相關(guān)PDF資料
PDF描述
XRT75VL00DIV IC LIU E3/DS3/STS-1 1CH 52TQFP
XRT75VL00IV-F IC LIU E3/DS3/STS-1 1CH 52TQFP
XRT79L71IB-F IC LIU/FRAMER DS3/E3 1CH 208BGA
XRT81L27IV-F IC LIU EI 7CH 3.3V 128TQFP
XRT82D20IW-F IC LIU E1 SGL 28SOJ
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT75VL00 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
XRT75VL00_08 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
XRT75VL00D 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
XRT75VL00D_08 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET
XRT75VL00D1V-F 制造商:Exar Corporation 功能描述: