TABLE 38: XRT73" />
參數(shù)資料
型號: XRT73R12IB
廠商: Exar Corporation
文件頁數(shù): 79/89頁
文件大小: 0K
描述: IC LIU E3/DS3/STS-1 12CH 420TBGA
標準包裝: 40
類型: 線路接口裝置(LIU)
驅(qū)動器/接收器數(shù): 12/12
規(guī)程: DS3,E3,STS-1
電源電壓: 3.135 V ~ 3.465 V
安裝類型: 表面貼裝
封裝/外殼: 420-LBGA 裸露焊盤
供應商設備封裝: 420-TBGA(35x35)
包裝: 托盤
XRT73R12
77
TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
REV. 1.0.3
TABLE 38: XRT73R12 REGISTER MAP SHOWING CHANNEL CONTROL REGISTERS (CC_N)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Reserved
PRBS Enable
Ch_n
RLB_n
LLB_n
E3_n
STS-1/DS3_n
SR/DR_n
R/W
TABLE 39: CHANNEL CONTROL REGISTER - CHANNEL N ADDRESS LOCATION = 0XM6
(N = [0:11] & M= 0-5 & 8-D)
BIT NUMBER
NAME
TYPE
DESCRIPTION
7 - 6
Reserved
5
PRBS Enable
R/W
PRBS Generator and Receiver Enable - Channel_n:
This READ/WRITE bit-field is used to enable or disable the PRBS Generator
and Receiver within a given Channel of the XRT73R12.
If the user enables the PRBS Generator and Receiver, then the following will
happen.
1. The PRBS Generator (which resides within the Transmit Section of
the Channel) will begin to generate an unframed, 2^15-1 PRBS
Pattern (for DS3 and STS-1 applications) and an unframed, 2^23-1
PRBS Pattern (for E3 applications).
2. The PRBS Receiver (which resides within the Receive Section of the
Channel) will now be enabled and will begin to search the incoming
data for the above-mentioned PRBS patterns.
0 - Disables both the PRBS Generator and PRBS Receiver within the corre-
sponding channel.
1 - Enables both the PRBS Generator and PRBS Receiver within the corre-
sponding channel.
NOTES:
1.
To check and monitor PRBS Bit Errors, DR (Dual Rail) mode will be
over-ridden and Single Rail mode forced for the duration of this
mode. This will configure the RNEG/LCV_n output pin to function
as a PRBS Error Indicator. All errors will be flagged on this pin.
The errors will also be accumulated in the 16 bit Error counter for
the channel.
2.
If the user enables the PRBS Generator and PRBS Receiver, the
Channel will ignore the data that is being accepted from the
System-side Equipment (via the TxPOS_n and TxNEG_n input
pins) and will overwrite this outbound data with the PRBS Pattern.
3.
The system must provide an accurate and stable data-rate clock to
the TxClk_n pin during this operation.
相關(guān)PDF資料
PDF描述
IDT72V815L10PFG IC FIFO SYNC 512X18 10NS 128QFP
ISL26325FVZ IC ADC 12BIT SPI/SRL 16-TSSOP
IDT72V815L10PF IC FIFO SYNC 512X18 10NS 128QFP
MS27472T14A5P CONN RCPT 5POS WALL MT W/PINS
XRT75L04DIV IC LIU E3/DS3/STS-1 4CH 176TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT73R12IB-F 功能描述:外圍驅(qū)動器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT73R12IB-L 功能描述:LIN 收發(fā)器 12 Channel E3/DS3/ STS-1 LIU RoHS:否 制造商:NXP Semiconductors 工作電源電壓: 電源電流: 最大工作溫度: 封裝 / 箱體:SO-8
XRT74L73 制造商:EXAR 制造商全稱:EXAR 功能描述:3 CHANNEL, ATM UNI/PPP DS3/E3 FRAMING CONTROLLER
XRT74L73IB 制造商:EXAR 制造商全稱:EXAR 功能描述:3 CHANNEL, ATM UNI/PPP DS3/E3 FRAMING CONTROLLER
XRT74L74 制造商:EXAR 制造商全稱:EXAR 功能描述:4 CHANNEL, ATM UNI/PPP DS3/E3 FRAMING CONTROLLER