TABLE36:XRT73R1" />
參數(shù)資料
型號(hào): XRT73R12IB-L
廠商: Exar Corporation
文件頁(yè)數(shù): 76/89頁(yè)
文件大?。?/td> 0K
描述: IC LIU E3/DS3/STS-1 12CH 420TBGA
標(biāo)準(zhǔn)包裝: 40
類型: 線路接口裝置(LIU)
驅(qū)動(dòng)器/接收器數(shù): 12/12
規(guī)程: DS3,E3,STS-1
電源電壓: 3.135 V ~ 3.465 V
安裝類型: 表面貼裝
封裝/外殼: 420-LBGA 裸露焊盤
供應(yīng)商設(shè)備封裝: 420-TBGA(35x35)
包裝: 托盤
XRT73R12
75
TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
REV. 1.0.3
TABLE36:XRT73R12REGISTERMAP SHOWING RECEIVECONTROL REGISTERS (RC_N)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Reserved
Disable DLOS
Detector
Disable ALOS
Detector
RxCLKINV
LOSMUT
Enable
Receive
Monitor Mode
Enable
Receive
Equalizer
Enable
R/W
TABLE 37: RECEIVE CONTROL REGISTER - CHANNEL N ADDRESS LOCATION = 0XM5
(N = [0:11] & M= 0-5 & 8-D)
BIT NUMBER
NAME
TYPE
DESCRIPTION
7 - 6
Reserved
5
Disable DLOS
Detector
R/W
Disable Digital LOS Detector - Channel_n:
This READ/WRITE bit-field is used to enable or disable the Digital LOS
(Loss of Signal) Detector within Channel_n, as described below.
0 - Enables the Digital LOS Detector within Channel_n.
1 - Disables the Digital LOS Detector within Channel_n.
NOTE:
This bit-field is only active if Channel_n has been configured to
operate in the DS3 or STS-1 Modes.
4
Disable ALOS
Detector
R/W
Disable Analog LOS Detector - Channel_n:
This READ/WRITE bit-field is used to either enable or disable the Analog
LOS (Loss of Signal) Detector within Channel_n, as described below.
0 - Enables the Analog LOS Detector within Channel_n.
1 - Disables the Analog LOS Detector within Channel_n.
NOTE:
This bit-field is only active if Channel_n has been configured to
operate in the DS3 or STS-1 Modes.
3
RxCLKINV
R/W
Receive Clock Invert Select - Channel_n:
This READ/WRITE bit-field is used to select the edge of the RxCLK_n out-
put that the Receive Section of Channel_n will use to output the recovered
data via the RxPOS_n and RxNEG_n output pins, as described below.
0 - Configures the Receive Section (within the corresponding channel) to
output the recovered data via the RxPOS_n and RxNEG_n output pins upon
the rising edge of RCLK_n.
1 - Configures the Receive Section (within the corresponding channel) to
output the recovered data via the RxPOS_n and RxNEG_n output pins upon
the falling edge of RCLK_n.
相關(guān)PDF資料
PDF描述
XRT75L00DIV-F IC LIU E3/DS3/STS-1 SGL 52TQFP
XRT75L00IV-F IC LIU E3/DS3/STS-1 SGL 52TQFP
XRT75L02DIV-F IC LIU E3/DS3/STS-1 2CH 100TQFP
XRT75L03DIV-F IC LIU E3/DS3/STS-1 3CH 128LQFP
XRT75L03IV-F IC LIU E3/DS3/STS-1 3CH 128LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT74L73 制造商:EXAR 制造商全稱:EXAR 功能描述:3 CHANNEL, ATM UNI/PPP DS3/E3 FRAMING CONTROLLER
XRT74L73IB 制造商:EXAR 制造商全稱:EXAR 功能描述:3 CHANNEL, ATM UNI/PPP DS3/E3 FRAMING CONTROLLER
XRT74L74 制造商:EXAR 制造商全稱:EXAR 功能描述:4 CHANNEL, ATM UNI/PPP DS3/E3 FRAMING CONTROLLER
XRT74L74IB 制造商:EXAR 制造商全稱:EXAR 功能描述:4 CHANNEL, ATM UNI/PPP DS3/E3 FRAMING CONTROLLER
XRT75L00 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR