- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9997 > XRT7300IVTR (Exar Corporation)IC LIU E3/DS3/STS-1 SGL 44TQFP PDF資料下載
參數(shù)資料
| 型號： | XRT7300IVTR |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 43/55頁 |
| 文件大小： | 0K |
| 描述： | IC LIU E3/DS3/STS-1 SGL 44TQFP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動器/接收器數(shù)： | 1/1 |
| 規(guī)程： | DS3，E3，STS-1 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LQFP |
| 供應(yīng)商設(shè)備封裝： | 44-TQFP（10x10） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
XRT7300
E3/DS3/STS-1 LINE INTERFACE UNIT
REV. 1.1.2
44
5.1.3
Command Register - CR2
Bit D4 - DECODIS (B3ZS/HDB3 Decoder-Disable)
This Read/Write bit-field is used to either enable or
disable the B3ZS/HDB3 Decoder in the XRT7300.
Writing a “1” to this bit-field disables the B3ZS/HDB3
Decoder. Writing a “0” to this bit-field enables the
B3ZS/HDB3 Decoder.
NOTE: This Decoder performs HDB3 Decoding if the
XRT7300 is operating in the E3 Mode. Otherwise it per-
forms B3ZS Decoding.
Bit D3 - ENCODIS (B3ZS/HDB3 Encoder-Disable)
This Read/Write bit-field is used to enable or disable
the B3ZS/HDB3 Encoder in the XRT7300.
Writing a “1” to this bit-field disables the B3ZS/HDB3
Encoder. Writing a “0” to this bit-field enables the
B3ZS/HDB3 Encoder.
NOTE: This Encoder performs HDB3 Encoding if the
XRT7300 is operating in the E3 Mode. Otherwise, it per-
forms B3ZS Encoding.
Bit D2 - ALOSDIS (Analog LOS Disable)
This Read/Write bit-field is used to disable the Analog
LOS Detector.
Writing a “0” to this bit-field enables the Analog LOS
Detector. Writing a “1” to this bit-field disables the
Analog LOS Detector.
NOTE: If the Analog LOS Detector is disabled, then the
RLOS input pin is only asserted by the DLOS (Digital LOS
Detector).
Bit D1 - DLOSDIS (Digital LOS Disable)
This Read/Write bit-field is used to disable the Digital
LOS Detector.
Writing a “0” to this bit-field enables the Digital LOS
Detector. Writing a “1” to this bit-field disables the
Digital LOS Detector.
NOTE: If the Digital LOS Detector is disabled, then the
RLOS input pin is only asserted by the ALOS (Analog LOS
Detector).
Bit D0 - REQDIS (Receive Equalization Disable)
This Read/Write bit-field is used to either enable or
disable the internal Receive Equalizer in the
XRT7300.
Writing a “0” to this bit-field enables the Internal
Equalizer. Writing a “1” to this bit-field disables the
Internal Equalizer.
5.1.4
Command Register - CR3
Bit D4 - RNRZ (Receive Binary Data)
This Read/Write bit-field is used to configure the
XRT7300 to output the received data from the Re-
mote Terminal in a binary or Dual-Rail format.
Writing a “1” to this bit-field configures the XRT7300
to output data to the Terminal Equipment in a Single-
Rail (binary) format via the RPOS output pin. The
RNEG is grounded. A “0” to this bit-field configures
the XRT7300 to output data to the Terminal Equip-
ment in a Dual-Rail format via both the RPOS and
RNEG output pins.
Bit D3 - LOSMUT (Recovered Data MUTing during
LOS Condition)
This Read/Write bit-field is used to configure the
XRT7300 to NOT output any recovered data while it
is declaring an LOS condition to the terminal equip-
ment.
Writing a “0” to this bit-field configures the chip to out-
put recovered data even while the XRT7300 is declar-
ing an LOS condition. Writing a “1” to this bit-field
configures the chip to NOT output the recovered data
while an LOS condition is being declared.
NOTE: In this mode, RPOS and RNEG is set to “0” asyn-
chronously.
Bit D2 - RCLK2/LCV (Receive Clock Output 2/Line
Code Violation)
This Read/Write bit-field is used to select the function
of pin 30 (RCLK2/LCV). Pin 30 can be configured to
function as the Line Code Violation output indicator or
as the additional Receive Clock Output (RCLK2).
Writing a “0” to this bit-field configures the pin to func-
tion as the Line Code Violation output pin. Writing a
“1” to this bit-field configures this pin to function as
the RCLK2 output pin.
Bit D1 - RCLK2INV (Invert RCLK2)
This Read/Write bit-field is used to configure the Re-
ceiver in the XRT7300 to output the recovered data
on either the rising edge or the falling edge of the
RCLK2 clock signal.
Writing a “0” to this bit-field configures the Receiver to
output the recovered data on the rising edge of the
RCLK2 output signal. Writing a “1” to this bit-field
configures the Receiver to output the recovered data
on the falling edge of the RCLK2 output signal.
Bit D0 - RCLK1INV (Invert RCLK1)
This Read/Write bit-field is used to configure the Re-
ceiver in the XRT7300 to output the recovered data
on either the rising edge or the falling edge of the
RCLK1 clock signal.
Writing a “0” to this bit-field configures the Receiver to
output the recovered data on the rising edge of the
RCLK1 output signal. Writing a “1” to this bit-field
configures the Receiver to output the recovered data
on the falling edge of the RCLK1 output signal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS3101E28-18SW | CONN RCPT 12POS FREE HNG W/SCKT |
| XRT73L02MIVTR-F | IC LIU E3/DS3/STS-1 2CH 100TQFP |
| MS27508E14B5SD | CONN RCPT 5POS BOX MNT W/SCKT |
| MS3100R22-15S | CONN RCPT 6POS WALL MNT W/SCKT |
| MS27467E15F97P | CONN PLUG 12POS STRAIGHT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT7300IVTR-F | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT7302IV | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM Transceiver |
| XRT73L00 | 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73L00A | 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73L00AES | 功能描述:界面開發(fā)工具 Eval System for XRT73L00A Series RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。