參數(shù)資料
型號(hào): XRT7300IVTR-F
廠商: Exar Corporation
文件頁(yè)數(shù): 54/55頁(yè)
文件大小: 0K
描述: IC LIU E3/DS3/STS-1 SGL 44TQFP
標(biāo)準(zhǔn)包裝: 1,000
類型: 線路接口裝置(LIU)
驅(qū)動(dòng)器/接收器數(shù): 1/1
規(guī)程: DS3,E3,STS-1
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
封裝/外殼: 44-LQFP
供應(yīng)商設(shè)備封裝: 44-TQFP(10x10)
包裝: 帶卷 (TR)
XRT7300
E3/DS3/STS-1 LINE INTERFACE UNIT
REV. 1.1.2
4
11
REGRESET/
(RCLK2INV)
I
Register Reset Input pin (Invert RCLK2 Output - Select):
The function of this pin depends upon whether the XRT7300 is operating in the
HOST Mode or in the Hardware Mode.
HOST Mode - Register Reset Input pin:
Setting this input pin “Low” causes the XRT7300 to reset the contents of the
Command Registers to their default settings and operating configuration. This
pin is internally pulled “High”.
Hardware Mode - Invert RCLK2 Output Select:
Setting this input pin “Low” configures the Receive Section of the XRT7300 to
output the recovered data via the RPOS and RNEG output pins on the rising
edge of the RCLK2 output signal.
Setting this input pin “High” configures the Receive Section to output the recov-
ered data on the falling edge of the RCLK2 output signal.
12
REQDIS
I
Receive Equalization Disable Input:
Setting this input pin “High” disables the Internal Receive Equalizer in the
XRT7300. Setting this pin “Low” enables the Internal Receive Equalizer. The
guidelines for enabling and disabling the Receive Equalizer are described in
NOTES:
1. This input pin is ignored if the XRT7300 is operating in the HOST Mode.
2. Tie this pin to GND if the XRT7300 is going to be operating in the HOST
Mode.
13
LOSTHR
I
Loss of Signal Threshold Control:
The voltage forced on this pin controls the input loss of signal (LOS) threshold.
Two settings are provided by forcing this signal to either GND or VDD.
NOTE: This pin is only applicable during DS3 or STS-1 operations.
14
LLB
I
Local Loop-Back Select:
This input pin along with RLB dictates which Loop-Back mode the XRT7300 is
operating in.
A “High” on this pin with RLB being set to “Low” configures the XRT7300 to oper-
ate in the Analog Local Loop-Back Mode.
A “High” on this pin with RLB also being set to “High” configures the XRT7300 to
operate in the Digital Local Loop-Back Mode.
NOTES:
1. This input pin is ignored if the XRT7300 is operating in the HOST Mode.
2. Tie this pin to GND if the XRT7300 is going to be operating in the HOST
Mode.
15
RLB
I
Remote Loop-Back Select:
This input pin along with LLB dictates which Loop-Back mode the XRT7300 is be
operating in.
A “High” on this pin with LLB being set to “Low” configures the XRT7300 to oper-
ate in the Remote Loop-Back Mode.
A “High” on this pin with LLB also being set to “High” configures the XRT7300 to
operate in the Digital Local Loop-Back Mode.
NOTES:
1. This input pin is ignored if the XRT7300 is operating in the HOST Mode.
2. Tie this pin to GND if the XRT7300 is going to be operating in the HOST
Mode.
PIN DESCRIPTION
PIN #SYMBOL
TYPE
DESCRIPTION
相關(guān)PDF資料
PDF描述
VI-21X-MX-F1 CONVERTER MOD DC/DC 5.2V 75W
VI-B62-IV-F3 CONVERTER MOD DC/DC 15V 150W
VI-B5F-MX-B1 CONVERTER MOD DC/DC 72V 75W
XRT75R03DIVTR IC LIU E3/DS3/STS-1 3CH 128LQFP
VI-21V-MX-F2 CONVERTER MOD DC/DC 5.8V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT7302IV 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM Transceiver
XRT73L00 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73L00A 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73L00AES 功能描述:界面開(kāi)發(fā)工具 Eval System for XRT73L00A Series RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
XRT73L00AIV 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT