參數(shù)資料
型號: XRT7300IVTR-F
廠商: Exar Corporation
文件頁數(shù): 20/55頁
文件大?。?/td> 0K
描述: IC LIU E3/DS3/STS-1 SGL 44TQFP
標(biāo)準(zhǔn)包裝: 1,000
類型: 線路接口裝置(LIU)
驅(qū)動(dòng)器/接收器數(shù): 1/1
規(guī)程: DS3,E3,STS-1
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
封裝/外殼: 44-LQFP
供應(yīng)商設(shè)備封裝: 44-TQFP(10x10)
包裝: 帶卷 (TR)
XRT7300
E3/DS3/STS-1 LINE INTERFACE UNIT
REV. 1.1.2
23
Figure 14 illustrates the HDB3 Encoder at work with
two separate strings of four (or more) consecutive ze-
ros.
2.3.3
Enabling/Disabling the HDB3/B3ZS
Encoder
The XRT7300 allows two methods to enable or dis-
able the HDB3/B3ZS Encoder.
If the XRT7300 is operating in the Hardware Mode.
To enable the HDB3/B3ZS Encoder, set the ENCO-
DIS input pin (pin 21) to “0”. To disable the HDB3/
B3ZS Encoder, set the ENCODIS input pin (pin 21) to
“1”.
If the XRT7300 is operating in the HOST Mode.
To enable the HDB3/B3ZS Encoder, set the ENCO-
DIS bit-field in Command Register (CR2) to “0”.
To disable the HDB3/B3ZS Encoder, set the ENCO-
DIS bit-field in Command Register (CR2) to “1”.
If either of these two methods is employed to disable
the HDB3/B3ZS Encoder, the LIU transmits the data
onto the line as it is received via the TPDATA and
TNDATA input pins.
2.4
THE TRANSMIT PULSE SHAPER CIRCUITRY
The Transmit Pulse Shaper Circuitry consists of a
Transmit Line Build-Out circuit which can be enabled
or disabled by setting the TXLEV input pin (or TXLEV
bit-field) to “High” or “Low”. The purpose of the
Transmit Line Build-Out circuit is to permit configuring
of the XRT7300 to transmit an output pulse which is
compliant to either of the following Bellcore pulse
template requirements when measured at the Digital
Cross Connect System. Each of these Bellcore spec-
ifications further state that the cable length between
the Transmit Output and the Digital Cross Connect
system can range anywhere from 0 to 450 feet.
The Isolated DSX-3 Pulse Template Requirement per
Bellcore GR-499-CORE is illustrated in Figure 7.
The Isolated STSX-1 Pulse Template Requirement
per Bellcore GR-253-CORE is illustrated in Figure 8.
2.4.1
Enabling the Transmit Line Build-Out Cir-
cuit
If the Transmit Line Build-Out Circuit is enabled, the
XRT7300 outputs shaped pulses onto the line via the
TTIP and TRING output pins.
Do the following to enable the Transmit Line Build-
Out circuit in the XRT7300:
If the XRT7300 is operating in the Hardware Mode,
set theTXLEV input pin (pin 1) to “Low”
If the XRT7300 is operating in the HOST Mode, set
the TXLEV bit-field to “0” as illustrated below.
2.4.2
Disabling the Transmit Line Build-Out Cir-
cuit
FIGURE 14. AN EXAMPLE OF HDB3 ENCODING
Data
TPDATA
TNDATA
1
0
1
0
1
0
1
0
1
0
1
0
1
0 0
0
V
Line Signal
B
0 0
V
TCLK
COMMAND REGISTER CR2 (ADDRESS = 0X02
D4
D3
D2
D1
D0
DECODIS ENCODIS ALOSDIS DLOSDIS
REQDIS
X
0
X
COMMAND REGISTER CR1 (ADDRESS = 0X01)
D4
D3
D2
D1
D0
TXOFF
TAOS
TXCLKINV
TXLEV
TXBIN
0
X
0
1
相關(guān)PDF資料
PDF描述
VI-21X-MX-F1 CONVERTER MOD DC/DC 5.2V 75W
VI-B62-IV-F3 CONVERTER MOD DC/DC 15V 150W
VI-B5F-MX-B1 CONVERTER MOD DC/DC 72V 75W
XRT75R03DIVTR IC LIU E3/DS3/STS-1 3CH 128LQFP
VI-21V-MX-F2 CONVERTER MOD DC/DC 5.8V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT7302IV 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM Transceiver
XRT73L00 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73L00A 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73L00AES 功能描述:界面開發(fā)工具 Eval System for XRT73L00A Series RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
XRT73L00AIV 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT