REV. 1.0.1 4.16 GPIO State Register (IOState) = Read/Write This" />
參數(shù)資料
型號(hào)： XR20V2170L40-0A-EB
廠商： Exar Corporation
文件頁(yè)數(shù)： 26/49頁(yè)
文件大?。?/td> 0K
描述： EVAL BOARD FOR XR20V2170 40QFN
標(biāo)準(zhǔn)包裝： 1
系列： *
XR20V2170
32
I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER
REV. 1.0.1
4.16
GPIO State Register (IOState) = Read/Write
This register reports the state of all GPIO pins during a read and writes to any GPIO that is an output.
IOState[7:4]: Reserved
The values read from these bits should be ignored.
IOState[3:0]: GPIO[3:0] Status and Output control
If a GPIO is an input, then reading these bits will report the state of that pin. If a GPIO is an output, these bits
will control the state of that pin.
Logic 0 = set output pin LOW
Logic 1 = set output pin HIGH
4.17
GPIO Interrupt Enable Register (IOIntEna) - Read/Write
This register enables the interrupt for the GPIO pins.
IOIntEna[7:4]: Reserved
These bits should be set to ’0000’.
IOIntEna[3:0]: GPIO[3:0] Interrupt Enable
Logic 0 = a change in the input pin will not generate an interrupt
Logic 1 = a change in the input will generate an interrupt
4.18
GPIO Control Register (IOControl) - Read/Write
IOControl[7:4]: Reserved
IOControl[3]: UART Software Reset
Writing a logic 1 to this bit will reset the device. Once the device is reset, this bit will automatically be set to a
logic 0.
IOControl[2]: Reserved
IOControl[1]: Enable DTR#, DSR#, CD#, RI#
For normal operation, this bit should be set to a logic 1.
IOControl[0]: IO Latch
This bit enable/disable GPIO inputs latching.
Logic 0 = GPIO input values are not latched. A change in any GPIO input generates an interrupt. A read of
the IOState register clears the interrupt. If the input goes back to its initial logic state before the input register
is read, then the interrupt is cleared.
Logic 1 = GPIO input values are latched. A change in the GPIO input generates an interrupt and the input
logic value is loaded in the bit of the corresponding input state register (IOState). A read of the IOState
register clears the interrupt. If the input pin goes back to its initial logic state before the interrupt register is
read, then the interrupt is not cleared and the corresponding bit of the IOState register keeps the logic value
that generated the interrupt.
4.19
Extra Features Control Register (EFCR) - Read/Write
EFCR[7:3]: Reserved
These bits are reserved and should be left at "0000".
相關(guān)PDF資料
PDF描述
UPJ2A390MPD1TD CAP ALUM 39UF 100V 20% RADIAL
UVR1A102MPD1TD CAP ALUM 1000UF 10V 20% RADIAL
ADP5587CP-EVALZ EVAL BOARD FOR ADP5587
UPM1E181MPD1TD CAP ALUM 180UF 25V 20% RADIAL
UPJ1H121MPD1TD CAP ALUM 120UF 50V 20% RADIAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR20V2170L40-0B-EB 功能描述:UART 接口集成電路 Supports V2170 40pin QFN,SPI Interface RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR20V2172 制造商:EXAR 制造商全稱:EXAR 功能描述:TWO CHANNEL I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER
XR20V2172_08 制造商:EXAR 制造商全稱:EXAR 功能描述:TWO CHANNEL I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER
XR20V2172IL64 制造商:EXAR 制造商全稱:EXAR 功能描述:TWO CHANNEL I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER
XR20V2172IL64-F 功能描述:UART 接口集成電路 Transceiver RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*