
XR17D158
xr
UNIVERSAL (3.3V AND 5V) PCI BUS OCTAL UART
REV. 1.2.2
70
NOTICE
EXAR Corporation reserves the right to make changes to the products contained in this publication in order to
improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any
circuits described herein, conveys no license under any patent or other right, and makes no representation that
the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration
purposes and may vary depending upon a user’s specific application. While the information in this publication
has been carefully checked; no responsibility, however, is assumed for inaccuracies.
EXAR Corporation does not recommend the use of any of its products in life support applications where the
failure or malfunction of the product can reasonably be expected to cause failure of the life support system or
to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless
EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has
been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately
protected under the circumstances.
Copyright 2005 EXAR Corporation
Datasheet August 2005.
Send your UART technical inquiry with technical details to hotline: uarttechsupport@exar.com.
Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.
REVISION HISTORY
DATE
REVISION
DESCRIPTION
May 2003
1.0.0
Final Production Release. Updated AC and DC specifications. Clarified PCI
Burst Read and Write Transactions.
July 2003
1.1.0
Added Device Status to Ordering Information.
June 2004
1.2.0
Clarified pin descriptions- changed from using logic 1 and logic 0 to HIGH
(VCC) and LOW (GND) for input and output pin descriptions. Clarified Auto
RS485 and Sleep Mode description. Added timing diagram for external
clock input at XTAL1 pin
(Electrical Specifications. The Device Revision Register (DREV) has been
updated to 0x03 for devices with top mark date code "C2 YYWW".
November 2004
1.2.1
The Device Revision Register (DREV) has been updated to 0x09 for devices
with top mark date code "I2 YYWW".
August 2005
1.2.2
Updated the 1.4mm-thick Quad Flat Pack package description from "TQFP"
to "LQFP" to be consistent with JEDEC and Industry norms.