- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375045 > XQ2V6000 (Xilinx, Inc.) QPro Virtex-II 1.5V Military QML Platform FPGAs PDF資料下載
參數(shù)資料
| 型號(hào)： | XQ2V6000 |
| 廠商： | Xilinx, Inc. |
| 英文描述： | QPro Virtex-II 1.5V Military QML Platform FPGAs |
| 中文描述： | QPro的Virtex - II 1.5V的軍事QML第平臺(tái)FPGA |
| 文件頁(yè)數(shù)： | 60/128頁(yè) |
| 文件大?。?/td> | 2738K |
| 代理商： | XQ2V6000 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)當(dāng)前第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
QPro Virtex-II 1.5V Military QML Platform FPGAs
60
www.xilinx.com
1-800-255-7778
DS122 (v1.1) January 7, 2004
Product Specification
R
I/O Standard Adjustment Measurement Methodology
Input Delay Measurements
Table 46
shows the test setup parameters used for measur-
ing Input standard adjustments (see
Table 43, page 53
).
Output Delay Measurements
Output delays are measured using a Tektronix P6245
TDS500/600 probe (<1 pf) across approximately 4" of FR4
microstrip trace. Standard termination was used for all test-
ing. (See
Virtex-II Platform FPGA User Guide
for details.)
The propagation delay of the 4" trace is characterized sep-
arately and subtracted from the final measurement, and is
therefore not included in the generalized test setup shown in
Figure 51
.
Measurements and test conditions are reflected in the IBIS
models except where the IBIS format precludes it. (IBIS
models can be found on the web at
http://support.xil-
inx.com/support/sw_ibis.htm
.) Parameters V
REF
, R
REF
,
C
REF
, and V
MEAS
fully describe the test conditions for each
I/O standard. The most accurate prediction of propagation
delay in any given application can be obtained through IBIS
simulation, using the following method:
1.
Simulate the output driver of choice into the generalized
test setup, using values from
Table 47
.
2.
Record the time to V
MEAS
.
3.
Simulate the output driver of choice into the actual PCB
trace and load, using the appropriate IBIS model or
capacitance value to represent the load.
4.
Record the time to V
MEAS
.
5.
Compare the results of steps 2 and 4. The increase or
decrease in delay should be added to or subtracted
from the I/O Output Standard Adjustment value
(
Table 45
) to yield the actual worst-case propagation
delay (clock-to-input) of the PCB trace.
Table 46:
Input Delay Measurement Methodology
Standard
V
L
(1)
V
H
(1)
V
MEAS
(3,4)
V
REF
(2,4)
LVTTL
0
3.0
1.4
–
LVCMOS33
0
3.3
1.65
–
LVCMOS25
0
2.5
1.25
–
LVCMOS18
0
1.8
0.9
–
LVCMOS15
0
1.5
0.75
–
PCI33_3
Per PCI Specification
–
PCI66_3
Per PCI Specification
–
PCI-X
Per PCI-X Specification
–
GTL
V
REF
– 0.2
V
REF
+ 0.2
V
REF
0.80
GTLP
V
REF
– 0.2
V
REF
+ 0.2
V
REF
1.0
HSTL Class I
V
REF
– 0.5
V
REF
+ 0.5
V
REF
0.75
HSTL Class II
V
REF
– 0.5
V
REF
+ 0.5
V
REF
0.75
HSTL Class III
V
REF
– 0.5
V
REF
+ 0.5
V
REF
0.90
HSTL Class IV
V
REF
– 0.5
V
REF
+ 0.5
V
REF
0.90
SSTL3
Class I & II
V
REF
– 1.00
V
REF
+ 1.00
V
REF
1.5
SSTL2
Class I & II
V
REF
– 0.75
V
REF
+ 0.75
V
REF
1.25
AGP-2X
V
REF
–
(0.2
x
V
CCO
)
V
REF
+
(0.2
x
V
CCO
)
V
REF
Per
AGP
Spec
LVDS25
1.2 – 0.125
1.2 + 0.125
1.2
LVDS33
1.2 – 0.125
1.2 + 0.125
1.2
LVDSEXT25
1.2 – 0.125
1.2 + 0.125
1.2
LVDSEXT33
1.2 – 0.125
1.2 + 0.125
1.2
ULVDS25
0.6 – 0.125
0.6 + 0.125
0.6
LDT25
0.6 – 0.125
0.6 + 0.125
0.6
LVPECL
1.6 – 0.3
1.6 + 0.3
1.6
Notes:
1.
2.
Input waveform switches between V
and V
.
Measurements are made at typical, minimum, and maximum V
values. Reported delays reflect worst case of these measurements.
V
values listed are typical. See
Virtex-II Platform FPGA User
Guide
for min/max specifications.
Input voltage level from which measurement starts.
Note that this is an input voltage reference that bears no relation to
the V
/ V
MEAS
parameters found in IBIS models and/or noted in
Figure 51
.
3.
4.
Figure 51:
Generalized Test Setup
V
REF
R
REF
V
(vMEAS
delay measurement is taken)
C
REF
(probe capacitance)
FPGA Output
ds083-3_06a_092503
ds122_1_1.fm Page 60 Wednesday, January 7, 2004 9:15 PM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XQ2V6000-4BG575M | QPro Virtex-II 1.5V Military QML Platform FPGAs |
| XQ2V6000-4BG575N | QPro Virtex-II 1.5V Military QML Platform FPGAs |
| XQ2V6000-4BG728M | QPro Virtex-II 1.5V Military QML Platform FPGAs |
| XQ2V6000-4BG728N | QPro Virtex-II 1.5V Military QML Platform FPGAs |
| XQ2V6000-4CF1144M | QPro Virtex-II 1.5V Military QML Platform FPGAs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XQ2V6000-4BG575M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPro Virtex-II 1.5V Military QML Platform FPGAs |
| XQ2V6000-4BG575N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPro Virtex-II 1.5V Military QML Platform FPGAs |
| XQ2V6000-4BG728M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPro Virtex-II 1.5V Military QML Platform FPGAs |
| XQ2V6000-4BG728N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPro Virtex-II 1.5V Military QML Platform FPGAs |
| XQ2V6000-4CF1144M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPro Virtex-II 1.5V Military QML Platform FPGAs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。