- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3917 > XE8806AMI026TLF (Semtech)IC MCU LOW PWR MTP FLASH 32-TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | XE8806AMI026TLF |
| 廠商： | Semtech |
| 文件頁數(shù)： | 76/143頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU LOW PWR MTP FLASH 32-TQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | XE880x |
| 應(yīng)用： | 感測機(jī) |
| 核心處理器： | Coolrisc816? |
| 程序存儲(chǔ)器類型： | 閃存（22 kB） |
| 控制器系列： | XE8000 |
| RAM 容量： | 512 x 8 |
| 接口： | UART，USRT |
| 輸入/輸出數(shù)： | 24 |
| 電源電壓： | 2.4 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-TQFP |
| 包裝： | 剪切帶 (CT) |
| 供應(yīng)商設(shè)備封裝： | 32-TQFP（7x7） |
| 配用： | XE8000MP-ND - PROG BOARD AND PROSTART2 CARD |
| 其它名稱： | XE8806AMI026CT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁當(dāng)前第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁
Semtech 2006
www.semtech.com
6-5
XE8806A/XE8807A
6.5.5
BusError reset
The address space is assigned as shown in the register map of the product. If the EnBusError bit in the
RegSysCtrl register is set and the software accesses an unused address, a reset is generated.
6.6
Sleep mode
Entering the sleep mode will reset a part of the circuit. The reset is used to configure the circuit for correct wake-up
after the sleep mode. If the SleepEn bit in the RegSysCtrl register has been set, the sleep mode can be entered
by setting the bit Sleep in RegSysReset. During the sleep mode, the nresetsleep signal is active. For detailed
information on the sleep mode, see the system documentation.
6.7
Control register description and operation
Two registers are dedicated for reset status and control, RegSysReset and RegSysCtrl. The bits Sleep,
SleepFlag and SleepEn are also located in those registers and are described in the chapter dedicated to the
different operating modes of the circuit (system block).
The RegSysReset register gives information on the source that generated the last reset. It can be read at the
beginning of the application program to detect if the circuit is recovering from an error or exception condition, or if
the circuit is starting up normally.
when ResetBusError is 1, a forbidden address access generated the reset.
when ResetWD is 1, the watchdog generated the reset.
when ResetfromPortA is 1, a PortA combination generated the reset.
Note: If no bit is set to 1, the reset source was either the NRESET pin or the internal POR.
Note: Several bits might be set or not, if the register was not cleared in between 2 reset occurrences.
The two other bits concern the sleep mode control and information (see system documentation for the sleep mode
description).
When SleepFlag is 1, the sleep mode was active before the reset occurred. This bit will always appear
together with the ResetfromPortA bit since all other possibilities to leave the sleep mode (POR and
NRESET pin) will clear the SleepFlag.
When Sleep is set to 1, and SleepEn is 1, the sleep mode is entered. The bit always reads back a 0.
The RegSysCtrl register enables the different available reset sources and the sleep mode.
EnBusError enables the reset due to a bus error condition.
EnResetWD enables the reset due to the watchdog (can not be disabled once enabled).
EnResetPConf enables the reset of the port configurations when reset by Port A, a Bus Error or the
watchdog.
SleepEn unlocks the Sleep bit. As long as SleepEn is 0, the Sleep bit has no effect.
6.8
Watchdog
The watchdog is a timer, which has to be cleared at least every 2 seconds by the software to prevent a reset to be
generated by the timeout condition.
The watchdog can be enabled by software by setting the EnResetWD bit in the RegSysCtrl register to 1. It can
then only be disabled by a power on reset or by setting the NRESET pin to a low state.
The watchdog timer can be cleared by writing consecutively the values Hx0A and Hx03 to the RegSysWd register.
The sequence must strictly be respected to clear the watchdog.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 395-026-540-804 | CARD EDGE 26POS DL .100X.200 BLK |
| DS1270Y-100# | IC NVSRAM 16MBIT 100NS 36DIP |
| DS1270W-150# | IC NVSRAM 16MBIT 150NS 36DIP |
| DS1270W-100# | IC NVSRAM 16MBIT 100NS 36DIP |
| AYF337365 | CONN FPC 73POS SMD Y3BW |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XE8806ARI000 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage |
| XE8806ARI026LF | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage |
| XE8807AMI000 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage |
| XE8807AMI026LF | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage |
| XE8807AMI026TLF | 功能描述:IC MCU LOW PWR MTP FLASH 32-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應(yīng)用 系列:XE880x 產(chǎn)品變化通告:Product Discontinuation 26/Aug/2009 標(biāo)準(zhǔn)包裝:250 系列:- 應(yīng)用:網(wǎng)絡(luò)處理器 核心處理器:4Kc 程序存儲(chǔ)器類型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網(wǎng)，UART，USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:PG-LQFP-208 其它名稱:SP000314382 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。