- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3917 > XE8806AMI026TLF (Semtech)IC MCU LOW PWR MTP FLASH 32-TQFP PDF資料下載
參數(shù)資料
| 型號： | XE8806AMI026TLF |
| 廠商： | Semtech |
| 文件頁數(shù)： | 135/143頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU LOW PWR MTP FLASH 32-TQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | XE880x |
| 應(yīng)用： | 感測機 |
| 核心處理器： | Coolrisc816? |
| 程序存儲器類型： | 閃存（22 kB） |
| 控制器系列： | XE8000 |
| RAM 容量： | 512 x 8 |
| 接口： | UART，USRT |
| 輸入/輸出數(shù)： | 24 |
| 電源電壓： | 2.4 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-TQFP |
| 包裝： | 剪切帶 (CT) |
| 供應(yīng)商設(shè)備封裝： | 32-TQFP（7x7） |
| 配用： | XE8000MP-ND - PROG BOARD AND PROSTART2 CARD |
| 其它名稱： | XE8806AMI026CT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁當(dāng)前第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁
Semtech 2006
www.semtech.com
14-11
XE8806A/XE8807A
14.8.5
Reception interrupts
Only one interrupt line is dedicated to the RF receiver interface. The interrupt can be generated by three different
sources however. The bits RfifRxIrqEn[2:0] in RegRfifCmd3 allow the selection of the interrupt source(s) as
shown in Table 14-15. Possible interrupt sources are the detection of a message start, the shift of the first byte in
the FIFO after the FIFO was cleared and finally when the FIFO is full. The bits RfifRxIrqMem[2:0] in
RegRfifCmd3 flag which interrupt source was active since these bits were last cleared. The interrupt flags are
cleared by writing a 1. More than one interrupt source can be enabled at the same time.
RfifRxIrqEn[2:0]
RfifRxIrqMem[2:0]
Interrupt source
XX1
Start sequence detection
X1X
A new byte is written to FIFO
1XX
FIFO is full
Table 14-15. Reception interrupt source selection
The first interrupt allows easy synchronization to the message start. The second interrupt can be used if one wants
to download the message one byte at a time. The third interrupt can be used if one wants to download the
message 4 bytes at a time.
14.9
Transmission mode
The interface is configured in reception mode by setting the bit RfifEnTx (1 = enable) and clearing the bit RfifEnRx
(0 = disable reception) in the register RegRfifCmd3. When the transmission mode is switched off again, the
transmission will stop when the transmission of the byte in the shift register is completed.
The output data stream will be generated on the RFIF3 pin.
14.9.1
Transmission FIFO
Data to be transmitted are written to the FIFO by writing to the register RegRfifTx. These data are then loaded in
the shift register which sends the data bit by bit to the encoder (Figure 14-1). If the transmission FIFO is full, the bit
RfifTxFifoFull in RegRfifTxSta is set to 1. If the software continues to write data to the FIFO while it is full, the flag
RfifTxFifoOverrun will be set to 1 and the data will be lost. The RfifTxFifoOverrun flag is cleared by writing a 1 to
it. This clears the contents of the transmission FIFO at the same time. When the last data byte present in the FIFO
is loaded in the shift register, the flag RfifTxFifoEmpty is set to 1. If the software does not write new data to the
FIFO and the shift register finished shifting the last bit to the encoder, the bit RfifTxStopped is set to 1. The RFIF3
pin remains in the last encoded state.
The first bit sent is the bit RfifTx[0], the second bit is RfifTx[1] and so on.
14.9.2
Transmission interrupts
Only one interrupt source exists during the transmission: an interrupt can be generated at the moment the last byte
of the FIFO is transferred to the transmission shift register. It means that the FIFO is empty and has to be refilled
with data. The interrupt is enabled in the interrupt manager block.
14.9.3
Transmission encoding
The transmission encoder can be bypassed by clearing the bit RfifEnCod in register RegRfifCmd2. The bit stream
on the RFIF3 pin is then directly connected to the output of the shift register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 395-026-540-804 | CARD EDGE 26POS DL .100X.200 BLK |
| DS1270Y-100# | IC NVSRAM 16MBIT 100NS 36DIP |
| DS1270W-150# | IC NVSRAM 16MBIT 150NS 36DIP |
| DS1270W-100# | IC NVSRAM 16MBIT 100NS 36DIP |
| AYF337365 | CONN FPC 73POS SMD Y3BW |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XE8806ARI000 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage |
| XE8806ARI026LF | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage |
| XE8807AMI000 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage |
| XE8807AMI026LF | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage |
| XE8807AMI026TLF | 功能描述:IC MCU LOW PWR MTP FLASH 32-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應(yīng)用 系列:XE880x 產(chǎn)品變化通告:Product Discontinuation 26/Aug/2009 標(biāo)準(zhǔn)包裝:250 系列:- 應(yīng)用:網(wǎng)絡(luò)處理器 核心處理器:4Kc 程序存儲器類型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網(wǎng)，UART，USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:PG-LQFP-208 其它名稱:SP000314382 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。