參數(shù)資料
型號: XC4085XL-3BG560I
廠商: Xilinx Inc
文件頁數(shù): 61/68頁
文件大?。?/td> 0K
描述: IC FPGA I-TEMP 3.3V 3SPD 560MBGA
產(chǎn)品變化通告: XC4000(XL,XLA,E) Discontinuation 15/Nov/2004
標(biāo)準(zhǔn)包裝: 12
系列: XC4000E/X
LAB/CLB數(shù): 3136
邏輯元件/單元數(shù): 7448
RAM 位總計: 100352
輸入/輸出數(shù): 448
門數(shù): 85000
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 560-LBGA,金屬
供應(yīng)商設(shè)備封裝: 560-MBGA(42.5x42.5)
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
6-68
May 14, 1999 (Version 1.6)
Conguration Switching Characteristics
Master Modes (XC4000E/EX)
Master Modes (XC4000XL)
Slave and Peripheral Modes (All)
Description
Symbol
Min
Max
Units
Power-On Reset
M0 = High
TPOR
10
40
ms
M0 = Low
TPOR
40
130
ms
Program Latency
TPI
30
200
s per
CLB column
CCLK (output) Delay
TICCK
40
250
s
CCLK (output) Period, slow
TCCLK
640
2000
ns
CCLK (output) Period, fast
TCCLK
80
250
ns
Description
Symbol
Min
Max
Units
Power-On Reset
M0 = High
TPOR
10
40
ms
M0 = Low
TPOR
40
130
ms
Program Latency
TPI
30
200
s per
CLB column
CCLK (output) Delay
TICCK
40
250
s
CCLK (output) Period, slow
TCCLK
540
1600
ns
CCLK (output) Period, fast
TCCLK
67
200
ns
Description
Symbol
Min
Max
Units
Power-On Reset
TPOR
10
33
ms
Program Latency
TPI
30
200
s per
CLB column
CCLK (input) Delay (required)
TICCK
4
s
CCLK (input) Period (required)
TCCLK
100
ns
VALID
PROGRAM
INIT
Vcc
PI
T
POR
T
ICCK
T
CCLK
T
CCLK OUTPUT or INPUT
M0, M1, M2
DONE RESPONSE
<300 ns
>300 ns
RE-PROGRAM
X1532
(Required)
I/O
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
XC4VLX100-10FFG1513C IC FPGA VIRTEX-4 100K 1513-FBGA
XC4VLX25-12FFG676C IC FPGA VIRTEX-4 LX 25K 676-FBGA
XC5202-5PQ100C IC - FPGA SPEED GRADE 5 COM TEMP
XC56309AG100AR2 IC DSP 24BIT 100MHZ 144-LQFP
XC56L307VF160 IC DSP 24BIT FIXED POINT 196-BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4085XL-3PG559C 制造商:Xilinx 功能描述:
XC4085XL-3PG559I 制造商:Xilinx 功能描述:
XC4085XLA-07BG432C 制造商:Xilinx 功能描述:
XC4085XLA-07BG560C 制造商:Xilinx 功能描述:FPGA, 3136 CLBS, 55000 GATES, 294 MHz, PBGA560
XC4085XLA-07BG560C0314 制造商:Xilinx 功能描述: