T" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� XC3S400AN-4FTG256C
寤犲晢锛� Xilinx Inc
鏂囦欢闋佹暩(sh霉)锛� 52/123闋�
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC FPGA SPARTAN-3AN 256FTBGA
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 90
绯诲垪锛� Spartan®-3AN
LAB/CLB鏁�(sh霉)锛� 896
閭忚集鍏冧欢/鍠厓鏁�(sh霉)锛� 8064
RAM 浣嶇附瑷�(j矛)锛� 368640
杓稿叆/杓稿嚭鏁�(sh霉)锛� 195
闁€鏁�(sh霉)锛� 400000
闆绘簮闆诲锛� 1.14 V ~ 1.26 V
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
宸ヤ綔婧害锛� 0°C ~ 85°C
灏佽/澶栨锛� 256-LBGA
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 256-FTBGA
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�鐣�(d膩ng)鍓嶇52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�绗�57闋�绗�58闋�绗�59闋�绗�60闋�绗�61闋�绗�62闋�绗�63闋�绗�64闋�绗�65闋�绗�66闋�绗�67闋�绗�68闋�绗�69闋�绗�70闋�绗�71闋�绗�72闋�绗�73闋�绗�74闋�绗�75闋�绗�76闋�绗�77闋�绗�78闋�绗�79闋�绗�80闋�绗�81闋�绗�82闋�绗�83闋�绗�84闋�绗�85闋�绗�86闋�绗�87闋�绗�88闋�绗�89闋�绗�90闋�绗�91闋�绗�92闋�绗�93闋�绗�94闋�绗�95闋�绗�96闋�绗�97闋�绗�98闋�绗�99闋�绗�100闋�绗�101闋�绗�102闋�绗�103闋�绗�104闋�绗�105闋�绗�106闋�绗�107闋�绗�108闋�绗�109闋�绗�110闋�绗�111闋�绗�112闋�绗�113闋�绗�114闋�绗�115闋�绗�116闋�绗�117闋�绗�118闋�绗�119闋�绗�120闋�绗�121闋�绗�122闋�绗�123闋�
Spartan-3AN FPGA Family: DC and Switching Characteristics
DS557 (v4.1) April 1, 2011
Product Specification
34
TIOPLID
The time it takes for data to travel
from the Input pin through the IFF
latch to the I output with the input
delay programmed
LVCMOS25(2)
1
XC3S1400AN
1.93
2.40
ns
2
2.69
3.15
ns
3
3.52
3.99
ns
4
3.89
4.55
ns
5
3.95
4.42
ns
6
4.53
5.32
ns
7
5.30
6.21
ns
8
5.83
6.80
ns
Notes:
1.
The numbers in this table are tested using the methodology presented in Table 30 and are based on the operating conditions set forth in
2.
This propagation time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. When this is
true, add the appropriate Input adjustment from Table 26.
Table 25: Propagation Times for the IOB Input Path (Cont鈥檇)
Symbol
Description
Conditions
DELAY_VALUE
Device
Speed
Grade
Units
-5
-4
Max
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
RSA50DTAD-S664 CONN EDGECARD 100PS R/A .125 SLD
24LC32AFT-E/OT IC SRL EEPROM 4KX8 2.5V SOT23-5
RMA50DTAD-S664 CONN EDGECARD 100PS R/A .125 SLD
24AA32AFT-I/MS IC SRL EEPROM 4KX8 1.8V 8-MSOP
XC3S200A-4FG320I IC SPARTAN-3A FPGA 200K 320FBGA
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
XC3S400AN-4FTG256I 鍔熻兘鎻忚堪:IC FPGA SPARTAN-3AN 256FTBGA RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄e垪锛� 绯诲垪:Spartan®-3AN 妯�(bi膩o)婧�(zh菙n)鍖呰:40 绯诲垪:Spartan® 6 LX LAB/CLB鏁�(sh霉):3411 閭忚集鍏冧欢/鍠厓鏁�(sh霉):43661 RAM 浣嶇附瑷�(j矛):2138112 杓稿叆/杓稿嚭鏁�(sh霉):358 闁€鏁�(sh霉):- 闆绘簮闆诲:1.14 V ~ 1.26 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 100°C 灏佽/澶栨:676-BGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:676-FBGA锛�27x27锛�
XC3S400AN-5FG400C 鍒堕€犲晢:Xilinx 鍔熻兘鎻忚堪:FPGA SPARTAN-3AN FAMILY 400K GATES 8064 CELLS 770MHZ 90NM TE - Trays 鍒堕€犲晢:Xilinx 鍔熻兘鎻忚堪:IC FPGA SPARTAN-3AN 400K 400BGA 鍒堕€犲晢:Xilinx 鍔熻兘鎻忚堪:IC FPGA 311 I/O 400FBGA
XC3S400AN-5FGG400C 鍔熻兘鎻忚堪:IC FPGA SPARTAN-3A 400K 400-FBGA RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄e垪锛� 绯诲垪:Spartan®-3AN 妯�(bi膩o)婧�(zh菙n)鍖呰:40 绯诲垪:Spartan® 6 LX LAB/CLB鏁�(sh霉):3411 閭忚集鍏冧欢/鍠厓鏁�(sh霉):43661 RAM 浣嶇附瑷�(j矛):2138112 杓稿叆/杓稿嚭鏁�(sh霉):358 闁€鏁�(sh霉):- 闆绘簮闆诲:1.14 V ~ 1.26 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 100°C 灏佽/澶栨:676-BGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:676-FBGA锛�27x27锛�
XC3S400AN-5FT256C 鍒堕€犲晢:Xilinx 鍔熻兘鎻忚堪:SPARTAN3AN - Trays 鍒堕€犲晢:Xilinx 鍔熻兘鎻忚堪:IC FPGA 195 I/O 256FTBGA
XC3S400AN-5FTG256C 鍔熻兘鎻忚堪:IC FPGA SPARTAN-3AN 256FTBGA RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄e垪锛� 绯诲垪:Spartan®-3AN 妯�(bi膩o)婧�(zh菙n)鍖呰:40 绯诲垪:Spartan® 6 LX LAB/CLB鏁�(sh霉):3411 閭忚集鍏冧欢/鍠厓鏁�(sh霉):43661 RAM 浣嶇附瑷�(j矛):2138112 杓稿叆/杓稿嚭鏁�(sh霉):358 闁€鏁�(sh霉):- 闆绘簮闆诲:1.14 V ~ 1.26 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 100°C 灏佽/澶栨:676-BGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:676-FBGA锛�27x27锛�