參數(shù)資料
型號: XC3S400AN-4FTG256C
廠商: Xilinx Inc
文件頁數(shù): 101/123頁
文件大?。?/td> 0K
描述: IC FPGA SPARTAN-3AN 256FTBGA
標準包裝: 90
系列: Spartan®-3AN
LAB/CLB數(shù): 896
邏輯元件/單元數(shù): 8064
RAM 位總計: 368640
輸入/輸出數(shù): 195
門數(shù): 400000
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 256-LBGA
供應商設備封裝: 256-FTBGA
Spartan-3AN FPGA Family: Pinout Descriptions
DS557 (v4.1) April 1, 2011
Product Specification
79
FTG256: 256-Ball Fine-Pitch, Thin Ball Grid Array
The 256-ball fine-pitch, thin ball grid array package, FTG256, supports the XC3S50AN, XC3S200AN, and XC3S400AN
devices. Table 70 lists all the package pins for these devices. They are sorted by bank number and then by the pin name of
the largest device. Pins that form a differential I/O pair appear together in the table. The differential I/O pairs that have
different assignments between the XC3S50AN and the XC3S200AN or XC3S400AN are highlighted in light blue in Table 70.
See Footprint Migration Differences, page 87 for additional information. The table also shows the pin number for each pin
and the pin type (as defined in Table 62).
The footprints for the XC3S200AN and XC3S400AN in the FTG256 are identical. Figure 21 shows the common footprint for
the XC3S200AN and XC3S400AN. The XC3S50AN footprint is compatible with the XC3S200AN and XC3S400AN,
however, there are 51 unconnected balls (indicated as N.C. in Table 70).
Table 73 summarizes the XC3S50AN FPGA footprint migration differences for the FTG256 package.
The XC3S50AN does not support the address output pins for the byte-wide peripheral interface (BPI) configuration mode.
An electronic version of this package pinout table and footprint diagram is available for download from the Xilinx website at:
Pinout Table
Table 70: Spartan-3AN FTG256 Pinout (XC3S50AN, XC3S200AN, XC3S400AN)
Bank
XC3S50AN Pin Name
XC3S200AN/XC3S400AN Pin Name
FTG256 Ball
Type
0
IO_L01N_0
C13
I/O
0
IO_L01P_0
D13
I/O
0
IO_L02N_0
B14
I/O
0
IO_L02P_0/VREF_0
B15
VREF
0
IO_L03N_0
D11
I/O
0
IO_L03P_0
C12
I/O
0
IO_L04N_0
A13
I/O
0
IO_L04P_0
A14
I/O
0
N.C.
IO_L05N_0
A12
I/O
0
IP_0
IO_L05P_0
B12
I/O
0
N.C.
IO_L06N_0/VREF_0
E10
VREF
0
N.C.
IO_L06P_0
D10
I/O
0
IO_L07N_0
A11
I/O
0
IO_L07P_0
C11
I/O
0
IO_L08N_0
A10
I/O
0
IO_L08P_0
B10
I/O
0
IO_L09N_0/GCLK5
D9
GCLK
0
IO_L09P_0/GCLK4
C10
GCLK
0
IO_L10N_0/GCLK7
A9
GCLK
0
IO_L10P_0/GCLK6
C9
GCLK
0
IO_L11N_0/GCLK9
D8
GCLK
0
IO_L11P_0/GCLK8
C8
GCLK
0
IO_L12N_0/GCLK11
B8
GCLK
0
IO_L12P_0/GCLK10
A8
GCLK
0
N.C.
IO_L13N_0
C7
I/O
0
N.C.
IO_L13P_0
A7
I/O
相關PDF資料
PDF描述
RSA50DTAD-S664 CONN EDGECARD 100PS R/A .125 SLD
24LC32AFT-E/OT IC SRL EEPROM 4KX8 2.5V SOT23-5
RMA50DTAD-S664 CONN EDGECARD 100PS R/A .125 SLD
24AA32AFT-I/MS IC SRL EEPROM 4KX8 1.8V 8-MSOP
XC3S200A-4FG320I IC SPARTAN-3A FPGA 200K 320FBGA
相關代理商/技術參數(shù)
參數(shù)描述
XC3S400AN-4FTG256I 功能描述:IC FPGA SPARTAN-3AN 256FTBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3AN 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA(27x27)
XC3S400AN-5FG400C 制造商:Xilinx 功能描述:FPGA SPARTAN-3AN FAMILY 400K GATES 8064 CELLS 770MHZ 90NM TE - Trays 制造商:Xilinx 功能描述:IC FPGA SPARTAN-3AN 400K 400BGA 制造商:Xilinx 功能描述:IC FPGA 311 I/O 400FBGA
XC3S400AN-5FGG400C 功能描述:IC FPGA SPARTAN-3A 400K 400-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3AN 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA(27x27)
XC3S400AN-5FT256C 制造商:Xilinx 功能描述:SPARTAN3AN - Trays 制造商:Xilinx 功能描述:IC FPGA 195 I/O 256FTBGA
XC3S400AN-5FTG256C 功能描述:IC FPGA SPARTAN-3AN 256FTBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3AN 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA(27x27)