參數(shù)資料
型號(hào): XC3042A-7PQ100C
廠商: Xilinx Inc
文件頁(yè)數(shù): 53/76頁(yè)
文件大?。?/td> 0K
描述: IC LOGIC CL ARRAY 4200GAT 100PQF
產(chǎn)品變化通告: Product Discontinuation 27/Apr/2010
標(biāo)準(zhǔn)包裝: 1
系列: XC3000A/L
LAB/CLB數(shù): 144
RAM 位總計(jì): 30784
輸入/輸出數(shù): 82
門數(shù): 3000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 100-BQFP
供應(yīng)商設(shè)備封裝: 100-QFP(14x20)
其它名稱: 122-1026
R
November 9, 1998 (Version 3.1)
7-59
XC3000 Series Field Programmable Gate Arrays
7
XC3100L Switching Characteristics
Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released
device performance parameters, please request a copy of the current test-specification revision.
XC3100L Operating Conditions
Notes: 1. At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per
°C.
2. Although the present (1996) devices operate over the full supply voltage range from 3.0 V to 5.25 V, Xilinx reserves the right
to restrict operation to the 3.0 and 3.6 V range later, when smaller device geometries might preclude operation @ 5 V.
Operating conditions are guaranteed in the 3.0 – 3.6 V VCC range.
XC3100L DC Characteristics Over Operating Conditions
Notes: 1. With no output current loads, no active input or long line pull-up resistors, all package pins at VCC or GND, and the FPGA
configured with a tie option.
2. Total continuous output sink current may not exceed 100 mA per ground pin. Total continuous output source current may not
exceed 100 mA per VCC pin. The number of ground pins varies from the XC3142L to the XC3190L.
3. Not tested. Allows undriven pins to float High. For any other purpose, use an external pull-up.
Symbol
Description
Min
Max
Units
VCC
Supply voltage relative to GND Commercial 0
°C to +85°C junction
3.0
3.6
V
VIH
High-level input voltage
2.0
VCC + 0.3
V
VIL
Low-level input voltage
-0.3
0.8
V
TIN
Input signal transition time
250
ns
Symbol
Description
Min
Max
Units
VOH
High-level output voltage (@ IOH = -4.0 mA, VCC min)
2.4
V
High-level output voltage (@ IOH = -100.0 A, VCC min)
VCC -0.2
V
VOL
Low-level output voltage (@ IOH = 4.0 mA, VCC min)
0.40
V
Low-level output voltage (@ IOH = +100.0 A, VCC min)
0.2
V
VCCPD
Power-down supply voltage (PWRDWN must be Low)
2.30
V
ICCO
Quiescent FPGA supply current
Chip thresholds programmed as CMOS levels1
1.5
mA
IIL
Input Leakage Current
-10
+10
A
CIN
Input capacitance
(sample tested)
All pins except XTL1 and XTL2
XTL1 and XTL2
10
15
pF
IRIN
Pad pull-up (when selected) @ VIN = 0 V
3
0.02
0.17
mA
IRLL
Horizontal long line pull-up (when selected) @ logic Low
0.20
2.80
mA
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
ABC65DRES-S734 CONN EDGECARD 130PS .100 EYELET
A14V40A-PQG160C IC FPGA 4K GATES 3.3V 160-PQFP
EMC18DTEF CONN EDGECARD 36POS .100 EYELET
A1425A-1PQ160I IC FPGA 2500 GATES 160-PQFP
A1440A-PQG160I IC FPGA 4K GATES 160-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3042A-7PQ100C0167 制造商:Xilinx 功能描述:
XC3042A-7PQ100C0262 制造商:Xilinx 功能描述:
XC3042A-7PQ100C0341 制造商:Xilinx 功能描述:
XC3042A-7PQ100I 制造商: 功能描述: 制造商:undefined 功能描述:
XC3042A-7PQG100I 制造商:Xilinx 功能描述: