- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385050 > XC167CS-32F (INFINEON TECHNOLOGIES AG) 16-Bit Single-Chip Microcontroller with C166SV2 Core PDF資料下載
參數(shù)資料
| 型號： | XC167CS-32F |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | 16-Bit Single-Chip Microcontroller with C166SV2 Core |
| 中文描述： | 16位單片機與C166SV2核心 |
| 文件頁數(shù)： | 30/90頁 |
| 文件大小： | 888K |
| 代理商： | XC167CS-32F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
XC167-32
Derivatives
Functional Description
Data Sheet
28
V1.0, 2005-06
and rotate instructions are always processed during one machine cycle independent of
the number of bits to be shifted. Also multiplication and most MAC instructions execute
in one single cycle. All multiple-cycle instructions have been optimized so that they can
be executed very fast as well: for example, a division algorithm is performed in 18 to 21
CPU cycles, depending on the data and division type. Four cycles are always visible, the
rest runs in the background. Another pipeline optimization, the branch target prediction,
allows eliminating the execution time of branch instructions if the prediction was correct.
The CPU has a register context consisting of up to three register banks with 16 wordwide
GPRs each at its disposal. The global register bank is physically allocated within the on-
chip DPRAM area. A Context Pointer (CP) register determines the base address of the
active global register bank to be accessed by the CPU at any time. The number of
register banks is only restricted by the available internal RAM space. For easy parameter
passing, a register bank may overlap others.
A system stack of up to 32 Kwords is provided as a storage for temporary data. The
system stack can be allocated to any location within the address space (preferably in the
on-chip RAM area), and it is accessed by the CPU via the stack pointer (SP) register.
Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack
pointer value upon each stack access for the detection of a stack overflow or underflow.
The high performance offered by the hardware implementation of the CPU can efficiently
be utilized by a programmer via the highly efficient XC167 instruction set which includes
the following instruction classes:
Standard Arithmetic Instructions
DSP-Oriented Arithmetic Instructions
Logical Instructions
Boolean Bit Manipulation Instructions
Compare and Loop Control Instructions
Shift and Rotate Instructions
Prioritize Instruction
Data Movement Instructions
System Stack Instructions
Jump and Call Instructions
Return Instructions
System Control Instructions
Miscellaneous Instructions
The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes
and words. A variety of direct, indirect or immediate addressing modes are provided to
specify the required operands.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC866 | 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash |
| XC866-2FR | 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash |
| XC866-2RR | 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash |
| XC866-4FR | 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash |
| XC866-4RR | 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC17 DO NOT USE | 制造商:Xilinx 功能描述: |
| XC1700 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Family of Serial Configuration PROMs |
| XC17000 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FAMILY |
| XC1700D | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPRO Family of XC1700D QML Configuration PROMs |
| XC1700E | 制造商:XILINX 制造商全稱:XILINX 功能描述:Configuration PROMs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。