- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245653 > W949D2CBJX6E (WINBOND ELECTRONICS CORP) 16M X 32 DDR DRAM, 5 ns, PBGA90 PDF資料下載
參數(shù)資料
| 型號： | W949D2CBJX6E |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | DRAM |
| 英文描述： | 16M X 32 DDR DRAM, 5 ns, PBGA90 |
| 封裝： | 8 X 13 MM, 0.80 MM PITCH, HALOGEN FREE AND LEAD FREE, VFBGA-90 |
| 文件頁數(shù)： | 5/60頁 |
| 文件大?。?/td> | 1160K |
| 代理商： | W949D2CBJX6E |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
W949D6CB / W949D2CB
512Mb Mobile LPDDR
Publication Release Date: Jun, 14, 2011
- 13 -
Revision A01-006
6.2.2 Mode Register Definition
A6
A5
A4
0
1
0
CAS Latency
Reserved
A2
A1
A0
0
1
0
Burst Length
Reserved
2
4
8
16
Reserved
2
3
A3
0
1
Burst Type
Sequential
Interleave
Mode Register
Address Bus
A0
A1
A2
A3
A4
A5
A6
Ai..A7 (see Note 1)
BA0
BA1
0
0 (see Note 2)
CAS Latency
BT
Burst Length
NOTE:
1.MSB depends on LPDDR SDRAM density.
2.Alogic 0 should be programmed to all unused / undefined address bits to future compatibility.
6.2.3. Burst Length
Read and write accesses to the LPDDR SDRAM are burst oriented, with the burst length and burst type being
programmable.
The burst length determines the maximum number of column locations that can be accessed for a given READ or
WRITE command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst
types.
When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All
accesses for that burst take place within the block, meaning that the burst will wrap within the block if a boundary is
reached.
The block is uniquely selected by A1
An when the burst length is set to two, by A2An when the burst length is set
to 4, by A3
An when the burst length is set to 8 (where An is the most significant column address bit for a given
configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the
block. The programmed burst length applies to both read and write bursts.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WPD1M16C-80TJI | 1M X 16 FAST PAGE DRAM, 80 ns, PDSO42 |
| WPS512K8LC-55TM | 512K X 8 STANDARD SRAM, 55 ns, PDSO32 |
| WPS512K8LT-85TI | 512K X 8 STANDARD SRAM, 85 ns, PDSO32 |
| W25P012AD-7 | 32K X 32 STANDARD SRAM, 7 ns, PQFP100 |
| WME128K8-120CC | 128K X 8 EEPROM 5V, 120 ns, CDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W949D2CBJX6ETR | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 166MHZ, 65NM |
| W949D2CBJX6G | 制造商:WINBOND 制造商全稱:Winbond 功能描述:512Mb Mobile LPDDR |
| W949D2KBJX5E | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 200MHZ 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
| W949D2KBJX5I | 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
| W949D2KBJX6E | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 166MHZ 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。