- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245653 > W949D2CBJX6E (WINBOND ELECTRONICS CORP) 16M X 32 DDR DRAM, 5 ns, PBGA90 PDF資料下載
參數(shù)資料
| 型號： | W949D2CBJX6E |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | DRAM |
| 英文描述： | 16M X 32 DDR DRAM, 5 ns, PBGA90 |
| 封裝： | 8 X 13 MM, 0.80 MM PITCH, HALOGEN FREE AND LEAD FREE, VFBGA-90 |
| 文件頁數(shù)： | 32/60頁 |
| 文件大?。?/td> | 1160K |
| 代理商： | W949D2CBJX6E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
W949D6CB / W949D2CB
512Mb Mobile LPDDR
Publication Release Date: Jun, 14, 2011
- 38 -
Revision A01-006
7.6.10 Interrupting Write to Read
Data for any Write burst may be truncated by a subsequent READ command as shown in the figure below. Note that
the only data-in pairs that are registered prior to the tWTR period are written to the internal array, and any subsequent
data-in must be masked with DM.
BA,Col n
BA,Col b
WRITE
NOP
CK
Command
Address
1) Dl b = Data in to column b. DO n=Data out from column n.
2) An interrupted burst of 4 is shown, 2 data elements are written.
3 subsequent elements of Data In are applied in the programmed order following DI b.
3) tWTR is referenced from the positive clock edge after the last Data In pair.
4)A10 is LOW with the WRITE command (Auto Precharge is disabled)
5) The READ and WRITE commands are to the same device but not necessarily to the same bank.
NOP
READ
= Don't Care
DQS
DQ
DM
tDQSSmax
BA,Col n
tWTR
CL=3
DI b
DO n
NOP
7.6.11 Write to Precharge
Data for any WRITE burst may be followed by a subsequent PRECHARGE command to the same bank (provided
Auto Precharge was not activated). To follow a WRITE without truncating the WRITE burst, tWR should be met as
shown in the figure below.
7.6.12 Non-Interrupting Write to Precharge
BA,Col n
BA,Col b
WRITE
NOP
PRE
CK
Command
Address
1) Dl b = Data in to column b
3 subsequent elements of Data In are applied in the programmed order following DI b.
2) A non-interrupted burst of 4 is shown.
3) tWR is referenced from the positive clock edge after the last Data In pair.
4) A10 is LOW with the WRITE command (Auto Precharge is disabled)
NOP
= Don't Care
DQS
DQ
DM
tDQSSmax
BA a (or all)
tWR
DI b
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WPD1M16C-80TJI | 1M X 16 FAST PAGE DRAM, 80 ns, PDSO42 |
| WPS512K8LC-55TM | 512K X 8 STANDARD SRAM, 55 ns, PDSO32 |
| WPS512K8LT-85TI | 512K X 8 STANDARD SRAM, 85 ns, PDSO32 |
| W25P012AD-7 | 32K X 32 STANDARD SRAM, 7 ns, PQFP100 |
| WME128K8-120CC | 128K X 8 EEPROM 5V, 120 ns, CDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W949D2CBJX6ETR | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 166MHZ, 65NM |
| W949D2CBJX6G | 制造商:WINBOND 制造商全稱:Winbond 功能描述:512Mb Mobile LPDDR |
| W949D2KBJX5E | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 200MHZ 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
| W949D2KBJX5I | 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
| W949D2KBJX6E | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 166MHZ 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。