參數(shù)資料
型號: VORTEX86SX
廠商: Electronic Theatre Controls, Inc.
英文描述: 32-BIT x86 Embedded SoC
中文描述: 32位x86嵌入式系統(tǒng)芯片
文件頁數(shù): 16/30頁
文件大?。?/td> 2964K
代理商: VORTEX86SX
Vortex86SX
32-Bit x86 Embedded SoC
Vortex86SX Brief Datasheet
Version 1.001
16
L4
ACK_/SDD11
I/O
ACK_.
An active low input on this pin indicates that the printer has received
data and is ready to accept more data. Refer to the description of the parallel
port for the definition of this pin in ECP and EPP mode.
IDE Secondary Channel Data Bus.
SLIN_.
Output line for detection of printer selection. Refer to the description of
the parallel port for the definition of this pin in ECP and EPP mode.
IDE Secondary Channel Data Bus.
INIT_.
Output line for the printer initialization. Refer to the description of the
parallel port for the definition of this pin in ECP and EPP mode.
IDE Secondary Channel Data Bus.
ERR_.
An active low input on this pin indicates that the printer has
encountered an error condition. Refer to the description of the parallel port for
the definition of this pin in ECP and EPP mode.
IDE Secondary Channel Data Bus.
AFD_.
An active low output from this pin causes the printer to auto feed a line
after a line is printed. Refer to the description of the parallel
port for the definition of this pin in ECP and EPP mode.
IDE Secondary Channel Data Bus.
Request to Send.
Active low Request to Send output for UART port.
A handshake output signal notifies the modem that the UART is ready to
transmit data. This signal can be programmed by writing to bit 1 of Modem
Control Register (MCR). The hardware reset will clear the RTS_n signal to be
inactive mode (high). It is forced to be inactive during the loop-mode
operation.
IDE Secondary Channel Reset.
Data Carrier Detect.
This active low input is for the UART ports. A handshake
signal notifies the UART that the carrier signal is detected by the modem. The
CPU can monitor the status of the DCD_n signal by reading bit 7 of the
Modem Status Register (MSR). A DCD_n signal states the change from low to
high after the last MSR read sets bit 3 of the MSR to a “1”. If bit 3 of the
Interrupt Enable Register is set, the interrupt is generated when DCDJ
changes state.
Note:
Bit 7 of the MSR is the complement of DCD_n.
IDE Secondary Channel DMA Request.
Clear to Send.
This active low input for the primary and secondary serial
ports. A handshake signal notifies the UART that the modem is ready to
receive data. The CPU can monitor the status of the CTS_n signal by reading
bit 4 of Modem Status Register (MSR). A CTS_n signal states the change
from low to high after the last MSR read sets bit 0 of the MSR to a “1”. If bit 3
of the Interrupt Enable Register is set, the interrupt is generated when CTS_n
changes the state. The CTS_n signal has no effect on the transmitter.
Note:
Bit 4 of the MSR is the complement of CTS_n.
IDE Secondary Channel IO Write Strobe.
Clear to Send.
This active low input for the primary and secondary serial
ports. A handshake signal notifies the UART that the modem is ready to
receive data. The CPU can monitor the status of the CTS_n signal by reading
bit 4 of Modem Status Register (MSR). A CTS_n signal states the change
from low to high after the last MSR read sets bit 0 of the MSR to a “1”. If bit 3
of the Interrupt Enable Register is set, the interrupt is generated when CTS_n
changes the state. The CTS_n signal has no effect on the transmitter.
Note:
Bit 4 of the MSR is the complement of CTS_n.
IDE Secondary Channel IO Read Strobe.
M3
SLIN_/SDD12
SLIN_: OD
SDD12: I/O
J1
INIT_/SDD13
INIT_: OD
SDD13: I/O
N4
ERR_/SDD14
I/O
L3
AFD_/SDD15
AFD_: OD
SDD15: I/O
H3
RTS3_/SRST_
O
J2
DCD3_/SDRQ
I
P6
CTS4_/SIOW_
I/O
H2
CTS3_/SIOR_
I/O
相關(guān)PDF資料
PDF描述
VOYAGER Voyager Emulation Platform (ATV1) Summary [Updated 3/02. 2 Pages] This document gives the key features. a brief description and an illustration. The Complete is available under Non-Disclosure Agreement.
VP-1000A Digital Voice Processor
VP-1000AF Digital Voice Processor
VP-1608F Digital Voice Processor
VP0104 P-Channel Enhancement-Mode Vertical DMOS FET(擊穿電壓-40V,8Ω,P溝道增強(qiáng)型垂直DMOS結(jié)構(gòu)場效應(yīng)管)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VOS615A-1T 制造商:Vishay Semiconductors 功能描述:
VOS615A-1X001T 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Optocoupler, Phototransistor Output, Low Input Current, SSOP-4, Half Pitch, Mini-Flat Package
VOS615A-2T 功能描述:晶體管輸出光電耦合器 SSOP-4 OPTOCPL 63-125% CTR 10M RoHS:否 制造商:Vishay Semiconductors 輸入類型:DC 最大集電極/發(fā)射極電壓:70 V 最大集電極/發(fā)射極飽和電壓:0.4 V 絕緣電壓:5300 Vrms 電流傳遞比:100 % to 200 % 最大正向二極管電壓:1.65 V 最大輸入二極管電流:60 mA 最大集電極電流:100 mA 最大功率耗散:100 mW 最大工作溫度:+ 110 C 最小工作溫度:- 55 C 封裝 / 箱體:DIP-4 封裝:Bulk
VOS615A-2X001T 功能描述:晶體管輸出光電耦合器 CTR 63-125% 10MA RoHS:否 制造商:Vishay Semiconductors 輸入類型:DC 最大集電極/發(fā)射極電壓:70 V 最大集電極/發(fā)射極飽和電壓:0.4 V 絕緣電壓:5300 Vrms 電流傳遞比:100 % to 200 % 最大正向二極管電壓:1.65 V 最大輸入二極管電流:60 mA 最大集電極電流:100 mA 最大功率耗散:100 mW 最大工作溫度:+ 110 C 最小工作溫度:- 55 C 封裝 / 箱體:DIP-4 封裝:Bulk
VOS615A-3T 功能描述:晶體管輸出光電耦合器 SSOP-4 OPTOCPL 100-200% CTR 10 RoHS:否 制造商:Vishay Semiconductors 輸入類型:DC 最大集電極/發(fā)射極電壓:70 V 最大集電極/發(fā)射極飽和電壓:0.4 V 絕緣電壓:5300 Vrms 電流傳遞比:100 % to 200 % 最大正向二極管電壓:1.65 V 最大輸入二極管電流:60 mA 最大集電極電流:100 mA 最大功率耗散:100 mW 最大工作溫度:+ 110 C 最小工作溫度:- 55 C 封裝 / 箱體:DIP-4 封裝:Bulk