參數(shù)資料
型號: UPD78F9212CS-CAB-A
廠商: Renesas Electronics America
文件頁數(shù): 63/175頁
文件大?。?/td> 0K
描述: MCU 8BIT 4KB FLASH 16PIN
標準包裝: 400
系列: 78K0S/Kx1+
核心處理器: 78K0S
芯體尺寸: 8-位
速度: 10MHz
外圍設備: LVD,POR,PWM,WDT
輸入/輸出數(shù): 13
程序存儲器容量: 4KB(4K x 8)
程序存儲器類型: 閃存
RAM 容量: 128 x 8
電壓 - 電源 (Vcc/Vdd): 2 V ~ 5.5 V
數(shù)據(jù)轉換器: A/D 4x10b
振蕩器型: 內部
工作溫度: -40°C ~ 85°C
封裝/外殼: 16-DIP(0.300",7.62mm)
包裝: 托盤
CHAPTER 8 WATCHDOG TIMER
User’s Manual U16994EJ6V0UD
153
8.4.2
Watchdog timer operation when “l(fā)ow-speed internal oscillator can be stopped by software” is
selected by option byte
The operation clock of the watchdog timer can be selected as either the low-speed internal oscillation clock or
system clock.
After reset is released, operation is started at the maximum cycle of the low-speed internal oscillation clock (bits 2,
1, and 0 (WDCS2, WDCS1, WDCS0) of the watchdog timer mode register (WDTM) = 1, 1, 1).
The following shows the watchdog timer operation after reset release.
1.
The status after reset release is as follows.
Operation clock: Low-speed internal oscillation clock
Cycle: 218/fRL (546.13 ms: At operation with fRL = 480 kHz (MAX.))
Counting starts
2.
The following should be set in the watchdog timer mode register (WDTM) by an 8-bit memory manipulation
instruction
Notes 1, 2, 3.
Operation clock: Any of the following can be selected using bits 3 and 4 (WDCS3 and WDCS4).
Low-speed internal oscillation clock
Syatem clock (fX)
Watchdog timer operation stopped
Cycle: Set using bits 2 to 0 (WDCS2 to WDCS0)
3.
After the above procedures are executed, writing ACH to WDTE clears the count to 0, enabling recounting.
Notes 1.
As soon as WDTM is written, the counter of the watchdog timer is cleared.
2.
Set bits 7, 6, and 5 to 0, 1, 1, respectively. Do not set the other values.
3.
At the first write, If the watchdog timer is stopped by setting WDCS4 and WDCS3 to 1 and
×,
respectively, an internal reset signal is not generated even if the following processing is performed.
WDTM is written a second time.
A 1-bit memory manipulation instruction is executed to WDTE.
A value other than ACH is written to WDTE.
Caution
In this mode, watchdog timer operation is stopped during HALT/STOP instruction execution.
After HALT/STOP mode is released, counting is started again using the operation clock of the
watchdog timer set before HALT/STOP instruction execution by WDTM. At this time, the counter
is not cleared to 0 but holds its value.
For the watchdog timer operation during STOP mode and HALT mode in each status, see 8.4.3 Watchdog timer
operation in STOP mode and 8.4.4 Watchdog timer operation in HALT mode.
A status transition diagram is shown below.
相關PDF資料
PDF描述
UPD78F9222CS-CAC-A MCU 8BIT 4KB FLASH 20PIN
UPD78F9234CS-CAA-A MCU 8BIT 8KB FLASH 30PIN
UPD78F9418AGC-8BT-A IC MCU 8BIT 32K FLASH 80QFP
USB-232-DIL IC USB ASYNC SRL UART 28-DIL
USB-DAQ-DIL IC SYSTEM DATA LOGGER 28-DIL
相關代理商/技術參數(shù)
參數(shù)描述
UPD78F9212FH(T)-2A2-A 制造商:Renesas Electronics Corporation 功能描述:
UPD78F9212FH-2A2-A 制造商:Renesas Electronics Corporation 功能描述:
UPD78F9212FH-2A2-E1-A 制造商:Renesas Electronics Corporation 功能描述:
UPD78F9212GR(T)-JJG 制造商:Renesas Electronics Corporation 功能描述: 制造商:NEC Electronics Corporation 功能描述: 制造商:NEC Electronics Corporation 功能描述:8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PDSO16
UPD78F9212GR(T)-JJG-A 制造商:NEC Electronics Corporation 功能描述:8BIT MCU 4K FLASH 128B RAM 78F9212