- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384039 > UPC1854AGT (NEC Corp.) I2C BUS-COMPATIBLE US MTS PROCESSING LSI PDF資料下載
參數(shù)資料
| 型號(hào)： | UPC1854AGT |
| 廠商： | NEC Corp. |
| 英文描述： | I2C BUS-COMPATIBLE US MTS PROCESSING LSI |
| 中文描述： | I2C總線兼容美國(guó)的多邊貿(mào)易體制處理LSI |
| 文件頁(yè)數(shù)： | 20/48頁(yè) |
| 文件大?。?/td> | 251K |
| 代理商： | UPC1854AGT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)
μ
PC1854A
20
Data Sheet S12816EJ3V0DS00
3.2 Data Transfer Format
An example of data transfer in the write mode is shown in Figure 3-4.
Figure 3-4. Data Transfer Example in Write Mode
Data consists of 8-bit units. This 8-bit data must always be followed by an acknowledge bit. Data transfer must
be done on an MSB-first basis.
The first byte after a start condition specifies the slave address. The slave address consists of 7 bits.
Table 3-1 shows the slave addresses of the
μ
PC1854A. These slave addresses are registered by Philips.
Table 3-1. Slave Addresses of
μ
PC1854A
Slave address
D6
D5
D4
D3
D2
D1
D0
Read/Write
Mode
Write
1
0
0
0
1
1
1
0
Read
1
0
0
0
1
1
1
1
The bit following the slave address is the read/write bit specifying the direction of the data to be transferred.
During the read operation, data is transferred from the
μ
PC1854A to the master CPU. During the write opera-
tion, data is transferred from the master CPU to the
μ
PC1854A. “0” and “1” are written to the Read/Write bit during
the Write and Read modes, respectively.
The byte following the slave address is the subaddress of the
μ
PC1854A in the write mode.
The
μ
PC1854A has seven subaddresses, SA
0
to SA
6
, which are made up of 8 bits. Following the subaddress
byte is the data to be set to the subaddress.
Start
Slave address
Subaddress
Read/
Write Acknowledge
Acknow-
ledge
Acknow-
ledge
data
Stop
D6
SDA
SCL
D5 D4 D3 D2 D1 D0mode
D6 D5
D7
D4 D3 D2 D1 D0
D6 D5
D7
D4 D3 D2 D1 D0
1
2
3
4
5
6
7
8
9
1
2
3
4
5
6
7
8
9
1
2
3
4
5
6
7
8
9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPC1854ACT | I2C BUS-COMPATIBLE US MTS PROCESSING LSI |
| UPC1854A | I2C BUS-COMPATIBLE US MTS PROCESSING LSI |
| UPC1862 | BURST LOCK CLOCK GENERATOR |
| UPC1862GS | BURST LOCK CLOCK GENERATOR |
| UPC1883 | BIPOLAR ANALOG INTEGRATED CIRCUIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPC1857 | 制造商:NEC 制造商全稱:NEC 功能描述:SOUND CONTROL IC WITH SURROUND AND I2C BUS |
| UPC1857A | 制造商:NEC 制造商全稱:NEC 功能描述:SOUND CONTROL IC WITH SURROUND AND I2C BUS |
| UPC1857ACT | 制造商:NEC 制造商全稱:NEC 功能描述:SOUND CONTROL IC WITH SURROUND AND I2C BUS |
| UPC1860GS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TV/Video Sync Circuit |
| UPC1861 | 制造商:NEC 制造商全稱:NEC 功能描述:HORIZONTAL LOCK CLOCK GENERATOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。