- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376422 > UPC1830 (NEC Corp.) RSO-S_D(Z) Series - Econoline Regulated DC-DC Converters; Input Voltage (Vdc): 05V; Output Voltage (Vdc): 15V; Power: 1W; 2:1 and 4:1 Wide Input Voltage Ranges; 1kVDC, 2kVD & 3kVDC Isolation; UL94V-0 Package Material; Continuous Short Circuit Protectionwith Current Foldback; Low Noise; No External Capacitor needed; Efficiency to 83% PDF資料下載
參數(shù)資料
| 型號： | UPC1830 |
| 廠商： | NEC Corp. |
| 元件分類： | DC/DC變換器 |
| 英文描述： | RSO-S_D(Z) Series - Econoline Regulated DC-DC Converters; Input Voltage (Vdc): 05V; Output Voltage (Vdc): 15V; Power: 1W; 2:1 and 4:1 Wide Input Voltage Ranges; 1kVDC, 2kVD & 3kVDC Isolation; UL94V-0 Package Material; Continuous Short Circuit Protectionwith Current Foldback; Low Noise; No External Capacitor needed; Efficiency to 83% |
| 中文描述： | 過濾含視頻色度，同步信號處理LSI兼容NTSC制式/ PAL制 |
| 文件頁數(shù)： | 18/44頁 |
| 文件大?。?/td> | 338K |
| 代理商： | UPC1830 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
μ
PC1830
18
(5) G-Y demodulation circuit
Demodulates G-Y using (R-Y)’, (B-Y)’ which is color difference signal after tint adjustment and the following
expression.
G-Y demodulation expression: (G-Y) = –0.51
×
(R-Y)’ – 0.19
×
(B-Y)’
(6) RGB matrix circuit
Adds a brightness signal: Y to each of (R-Y)’, (B-Y)’ and G-Y to create R, G, and B signals.
5.4 Synchronizing Signal Processing Section
(1) Input signal
A composite video signal or brightness signal is input to the synchronizing separate input pin (pin 39) at 1 V
P-P
.
(2) Sync. separation circuit
Separates the sync. signal from a composite video signal. The slice level can be changed using an external resistor:
R
X
(see
Figure 5-6,
TYP. = 220
).
The operation of the
μ
PC1830 sync. separation circuit is explained below.
Figure 5-6 is an equivalent circuit diagram of the
μ
PC1830 sync. separation circuit.
Figure 5-6.
μ
PC1830 Sync. Separate Input Section Equivalent Circuit
In Figure 5-6, the slice level of sync. separation is determined as follows:
When a negative sync. video signal is input, charge current I
SP
flows from the
μ
PC1830 to C
O
so that the
synchronization peak (minimum potential) becomes approximately 2.5 V. The voltage of the sync. separate
input pin (pin 39) becomes 2.5 V or higher during a period other than the synchronization peak (minimum
potential), thus cutting off transistor TR1 (reducing the collector current of TR1). Consequently, a charge in C
O
is discharged via R
O
and R
X
by current I
X
during this cut-off period. Figure 5-7 illustrates this situation.
Approx. 2.5 V
(when V
CC
= 5 V)
V
CC
V
CC
5 k
16 k
100
167
5 k
5 k
39
Ro
Rx
1.8 k
Co
A733
Ix
Isp
V
CC
+
TR1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPC1861 | HORIZONTAL LOCK CLOCK GENERATOR |
| UPC1892CT | MATRIX SURROUND SOUND PROCESSOR WITH SOUND PROCESSOR |
| UPC1892 | MATRIX SURROUND SOUND PROCESSOR WITH SOUND PROCESSOR |
| UPC1892CT-02 | MATRIX SURROUND SOUND PROCESSOR WITH SOUND PROCESSOR |
| UPC2743GS-E1 | SILICON MMIC UHF/VHF DUAL DOWNCONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPC1830GT | 制造商:NEC 制造商全稱:NEC 功能描述:FILTER-CONTAINING VIDEO CHROMA, SYNCHRONIZING SIGNAL PROCESSING LSI COMPATIBLE WITH NTSC/PAL SYSTEM |
| UPC1851B | 制造商:NEC 制造商全稱:NEC 功能描述:I2C BUS-COMPATIBLE US MTS PROCESSING LSI |
| UPC1851BCU | 制造商:NEC 制造商全稱:NEC 功能描述:I2C BUS-COMPATIBLE US MTS PROCESSING LSI |
| UPC1852 | 制造商:NEC 制造商全稱:NEC 功能描述:BIPOLAR ANALOG INTEGRATED CIRCUITl |
| UPC1852CT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TV/Video Sound Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。