- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382720 > UCB1500 (NXP SEMICONDUCTORS) PCI to AC97 bridge/host controller PDF資料下載
參數(shù)資料
| 型號(hào)： | UCB1500 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI to AC97 bridge/host controller |
| 中文描述： | PCI BUS CONTROLLER, PQFP80 |
| 封裝： | 12 X 12 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-315-1, LQFP-80 |
| 文件頁數(shù)： | 26/58頁 |
| 文件大?。?/td> | 1001K |
| 代理商： | UCB1500 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
Philips Semiconductors
UCB1500
PCI to AC97 bridge/host controller
Objective specification
Rev. 01 — 4 February 2000
26 of 58
9397 750 06854
Philips Electronics N.V. 2000. All rights reserved.
8.1.28
[0054]: Miscellaneous
8.1.29
[0055-56]: Reserved
8.1.30
[0057]: Miscellaneous
Table 34: Miscellaneous register bit description
Bit
Description
15-14
Reserved.
13
PCI read retry complete
If set, UCB1500 will always complete any read cycle that is being retried by the
PCI target even if DMA is aborted. The data returned is then discarded.
Recommended setting is 1.
12
Reserved.
11-10
PCI bus outstanding cycle limit
00 = allow 1 outstanding PCI master read cycle and 1 master write cycle.
01 = allow 2 outstanding PCI master read cycles and 1 master write cycle.
Other read cycles are allowed to proceed ahead of write cycles.
Other values are reserved
Software reset
While set, internal state machine and IO registers revert to power-up state (see
software rest section).
Reserved
9
8-0
Table 35: Miscellaneous register bit description
Bit
Description
15-9
Reserved.
8
Control register access
Control how I/O space can be accessed in different power states. Note that this
bit applies to each function separately.
If set to ‘1’, then for each of function, I/O register access is allowed if the
function is programmed to D0, D1 or D2 power state. If the function is
programmed to D3 power state, all I/O register access will be ignored, even if
its I/O space access bit is enabled in the PCI command register.
If set to ‘0’ (default), then for each function, I/O register access is allowed if
the function is programmed to D0 power state. If the function is programmed
to D1, D2 or D3 power state, all I/O register access will be ignored.
Function 1 Enable
If set to ‘1’, function 1 configuration space will be enabled, otherwise, EEPROM
will determine if it is enabled or not.
Reserved. Must be set to 1.
Function 1 status
If ‘1’, function 1 is enabled during reset.
EEPROM autoload
If ‘1’, EEPROM autoload is enabled during reset.
Reserved.
7
6
5(r)
4(r)
3-0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UCC1913D | Very low drop voltage regulators with inhibit |
| UCC1913DTR | Analog IC |
| UCC1913J | Very low drop voltage regulators with inhibit |
| UCC1913N | Very low drop voltage regulators with inhibit |
| UCC1926DS | Very low drop voltage regulators with inhibit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UCB1510 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:AC97 digital modem codec |
| UCB15-101T-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ultra Current Beads |
| UCB1510DB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:AC97 digital modem codec |
| UCB15-121T-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ultra Current Beads |
| UCB15-600T-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ultra Current Beads |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。