參數(shù)資料
型號(hào)： TVP3026-250AMDN
廠商： Texas Instruments, Inc.
英文描述： Video Interface Palette
中文描述： 視頻接口面板
文件頁(yè)數(shù)： 23/107頁(yè)
文件大?。?/td> 513K
代理商： TVP3026-250AMDN
2–9
Table 2–10. Pixel Clock PLL Registers
REGISTER
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
N value
1
1
N5
N4
N3
N2
N1
N0
M value
0
0
M5
M4
M3
M2
M1
M0
P value
PLLEN
PCLKEN
1
1
LFORCE
PFORCE
P1
P0
Status
X
LOCK
X
X
X
X
X
X
X = do not care
2.4.1.1
The pixel clock PLL frequency may be selected using the PLL select inputs PLLSEL(1,0) as shown in
Table 2–11. The first two selections are fixed frequency settings for standard VGA operation. Use of a
standard 14.31818 MHz crystal is assumed. When PLLSEL1 is set to 1, the frequency specified by the pixel
clock PLL N-, M-, and P-value registers is selected. When PLLSEL1 is set to 1 at power up or during a
software reset, the pixel clock PLL N-, M-, and P-value registers default to settings for 25.057 MHz, but with
the PLL disabled. Therefore, the system must reset PLLSEL(1,0) to 0x when a software reset occurs or the
pixel clock PLL and RCLK stops oscillating.
Pixel Clock PLL Frequency Selection
The frequency select inputs also apply to the loop clock PLL. When a fixed frequency is selected
(PLLSEL(1,0) = 0x), the loop clock PLL passes the dot clock frequency to the RCLK multiplexer. Internal
feedback is used, no external signal path from RCLK to LCLK is required. When PLLSEL1 is 1, the frequency
specified by the loop clock PLL N-, M-, and P-value registers is selected.
For VGA Mode 1, the pixel clock PLL is normally selected as the dot clock source (CSR = 0x05) and the
RCLK terminal passes the loop clock PLL output (MCK5 = 1). Then, when PLLSEL(1,0) changes between
a programmed frequency and a fixed frequency, the loop clock PLL automatically changes with it. The loop
clock PLL does not require reprogramming.
For VGA Mode 2, CLK0 should be selected as the dot clock source (CSR = 0x07) and the RCLK terminal
should pass the pixel clock PLL output (MCK5 = 0). In this case, the loop clock PLL should be disabled (bit
P7 = 0) since its output is not used.
Table 2–11. Pixel Clock PLL Frequency Selection
PLLSEL1
PLLSEL0
PIXEL CLOCK PLL FREQUENCY
LOOP CLOCK PLL FREQUENCY
0
0
25.057 MHz
Pass DOT CLOCK, internal feedback
0
1
28.636 MHz
Pass DOT CLOCK, internal feedback
1
X
Programmed by pixel clock PLL registers
Programmed by loop clock PLL registers
X = do not care
相關(guān)PDF資料
PDF描述
TVP3026-250APCE Video Interface Palette
TVP3026-250BMDN Video Interface Palette
TVP3026-135AMDN Video Interface Palette
TVS524SM Transient Voltage Suppressor
TVS410 TRANSIENT VOLTAGE SUPPRESORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TVP3026-250APCE 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette
TVP3026-250BMDN 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette
TVP3026-250BPCE 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TVP3026-250CPCE 制造商:Rochester Electronics LLC 功能描述:- Bulk
TVP3026-250MDN 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*