- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359758 > TSC251G2DXXX-24CED IC CYCLONE III FPGA 80K 484 FBGA PDF資料下載
參數(shù)資料
| 型號： | TSC251G2DXXX-24CED |
| 英文描述： | IC CYCLONE III FPGA 80K 484 FBGA |
| 中文描述： | 微控制器 |
| 文件頁數(shù)： | 21/63頁 |
| 文件大小： | 878K |
| 代理商： | TSC251G2DXXX-24CED |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
21
Rev. A - May 7, 1999
TSC80251G2D
Table 24. Summary of Logical Instructions (2/2)
Note:
1. A shaded cell denotes an instruction in the C51 Architecture.
Table 25. Summary of Multiply, Divide and Decimal-adjust Instructions
Note:
1. A shaded cell denotes an instruction in the C51 Architecture.
Shift Left Logical
SLL <dest>
<dest>
0
←
0
<dest>
n+1
←
<dest>
n
, n= 0..msb-1
(CY)
←
<dest>
msb
<dest>
msb
←
<dest>
msb
<dest>
n-1
←
<dest>
n
, n= msb..1
(CY)
←
<dest>
0
<dest>
msb
←
0
<dest>
n-1
←
<dest>
n
, n= msb..1
(CY)
←
<dest>
0
A
3:0
A
7:4
Binary Mode
Shift Right Arithmetic
SRA <dest>
Shift Right Logical
SRL <dest>
Swap
SWAP A
Mnemonic
<dest>, <src>
(1)
Comments
Source Mode
Bytes
States
Bytes
States
SLL
Rm
Shift byte register left through the MSB
3
2
2
1
WRj
Shift word register left through the MSB
3
2
2
1
SRA
Rm
Shift byte register right
3
2
2
1
WRj
Shift word register right
3
2
2
1
SRL
Rm
Shift byte register left
3
2
2
1
WRj
Shift word register left
3
2
2
1
SWAP
A
Swap nibbles within ACC
1
2
1
2
Multiply
MUL AB
MUL <dest>, <src>
DIV AB
(B:A)
←
(A)
×
(B)
extended dest opnd
←
dest opnd
×
src opnd
(A)
←
Quotient ((A)
(B))
(B)
←
Remainder ((A)
(B))
ext. dest opnd high
←
Quotient (dest opnd
src opnd)
ext. dest opnd low
←
Remainder (dest opnd
src opnd)
IF [[(A)
3:0
> 9]
∨
[(AC)= 1]]
THEN (A)
3:0
←
(A)
3:0
+ 6 !affects CY;
IF [[(A)
7:4
> 9]
∨
[(CY)= 1]]
THEN (A)
7:4
←
(A)
7:4
+ 6
Binary Mode
Divide
Divide
DIV <dest>, <src>
Decimal-adjust ACC
for Addition (BCD)
DA A
Mnemonic
<dest>, <src>
(1)
Comments
Source Mode
Bytes
States
Bytes
States
MUL
AB
Multiply A and B
1
5
1
5
Rmd, Rms
Multiply byte register and byte register
3
6
2
5
WRjd, WRjs
Multiply word register and word register
3
12
2
11
DIV
AB
Divide A and B
1
10
1
10
Rmd, Rms
Divide byte register and byte register
3
11
2
10
WRjd, WRjs
Divide word register and word register
3
21
2
20
DA
A
Decimal adjust ACC
1
1
1
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSC251G2DXXX-24IA | IC CYCLONE III FPGA 80K 484 FBGA |
| TSC251G2DXXX-24IB | IC CYCLONE III FPGA 80K 780FBGA |
| TSC251G2DXXX-L16CB | IC CYCLONE III FPGA 80K 780FBGA |
| TSC251G2DXXX-L16CED | IC CYCLONE III FPGA 80K 780FBGA |
| TSC87251G2D-24CED | Process/Temperature Controller; Control Operation:Auto/Manual, Ramp/Soak, Stand By, Valve Positioning; Control Output Relay Rating:264 VAC / 2 A; Control Type:On/Off, PID; Controller Output Type 1:Relay RoHS Compliant: NA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSC251G2DXXX-24IA | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8/16-bit Microcontroller with Serial Communication Interfaces |
| TSC251G2DXXX-24IB | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8/16-bit Microcontroller with Serial Communication Interfaces |
| TSC251G2DXXX-L16CB | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8/16-bit Microcontroller with Serial Communication Interfaces |
| TSC251G2DXXX-L16CE | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8/16-bit Microcontroller with Serial Communication Interfaces |
| TSC251G2DXXX-L16CED | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。