- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382686 > TSB41AB3 IC APEX 20KE FPGA 400K 672-FBGA PDF資料下載
參數(shù)資料
| 型號： | TSB41AB3 |
| 英文描述： | IC APEX 20KE FPGA 400K 672-FBGA |
| 中文描述： | 3個IEEE 1394a端口電纜收發(fā)器/仲裁器 |
| 文件頁數(shù)： | 27/50頁 |
| 文件大小： | 662K |
| 代理商： | TSB41AB3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
SLLS418G
–
JUNE 2000
–
REVISED JANUARY 2003
27
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
using the TSB41AB3 with a lower-speed link layer (continued)
To assist in building an accurate speed-map, the TSB41AB3 has the capability to indicate a speed other than
S400 in its transmitted self-ID packet. This is controlled by the Link_Speed field in register 8 of the
vendor-dependent page (page 7). Setting the Link_Speed field affects only the speed indicated in the self-ID
packet; it has no effect on the speed signaled to peer PHYs during self-ID. The TSB41AB3 identifies itself as
S400 capable to its peers regardless of the value in the Link_Speed field.
Generally, the Link_Speed field is not changed from its power-on default value of S400 unless it is determined
that the speed-map (if one exists) is incorrect for path entries terminating in the local node. If the speed map
is incorrect, it can be assumed that the bus manager has used only the self-ID packet information to build the
speed map. In this case, the node may update the Link_Speed field to reflect the lower speed capability of the
LLC and then initiate another bus-reset to cause the speed-map to be rebuilt. Note that in this scenario any
speed-map entries for node-to-node communication paths that pass through the local node
’
s PHY are restricted
by the lower speed.
In the case of a leaf node (which has only one active port) the Link_Speed field may be set to indicate the speed
of the LLC without first checking the speed-map. Changing the Link_Speed field in a leaf node can only affect
those paths that terminate at that node, because no other paths can pass through a leaf node. It can have no
effect on other paths in the speed map. For hardware configurations that can only be a leaf node (all ports but
one are unimplemented), it is recommended that the Link_Speed field be updated immediately after power-on
or hardware reset.
power-up reset
To ensure proper operation of the TSB41AB3 the RESET terminal must be asserted low for a minimum of 2 ms
from the time that PHY power reaches the minimum required supply voltage. When using a passive capacitor
on the RESET terminal to generate a power-on reset signal, the minimum reset time is assured if the value of
the capacitor has a minimum value of 0.1
μ
F and also satisfies the following equation:
C
min
= 0.0077
×
T + 0.085
where C
min
is the minimum capacitance on the RESET terminal in
μ
F, and T is the V
DD
ramp time, 10%
–
90%,
in ms.
crystal selection
The TSB41AB3 and other TI PHY devices are designed to use an external 24.576 MHz crystal connected
between the XI and XO terminals to provide the reference for an internal oscillator circuit. This oscillator in turn
drives a PLL circuit that generates the various clocks required for transmission and resynchronization of data
at the S100 through S400 media data rates.
A variation of less than
±
100 ppm from nominal for the media data rates is required by IEEE Std 1394. Adjacent
PHYs may therefore have a difference of up to 200 ppm from each other in their internal clocks, and PHYs must
be able to compensate for this difference over the maximum packet length. Larger clock variations may cause
resynchronization overflows or underflows, resulting in corrupted packet data.
For the TSB41AB3, the SYSCLK output may be used to measure the frequency accuracy and stability of the
internal oscillator and PLL from which it is derived. The frequency of the SYSCLK output must be within
±
100 ppm of the nominal frequency of 49.152 MHz.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB41BA3-EP | IC APEX 20KE FPGA 400K 672-FBGA |
| TSB41LV03PFP | IC APEX 20KE FPGA 600K 652-BGA |
| TSB41AB2I | IEEE 1394a-2000 TWO-PORT CABLE TRANSCEVER/ARBITER |
| TSB41LV03AI | IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER |
| TSC692E | 672-pin FineLine BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB41AB3-EP | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394A-2000 THREE-PORT CABLE TRANSCEIVER/ARBITER |
| TSB41AB3IPFP | 功能描述:緩沖器和線路驅(qū)動器 Three-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| TSB41AB3IPFP | 制造商:Texas Instruments 功能描述:IC TRX/ARBITER 1394A 3 PORT 80HTQFP |
| TSB41AB3IPFPEP | 功能描述:1394 接口集成電路 Mil Enh 3-Port Cable Xcvr/Arbiter RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB41AB3IPFPG4 | 制造商:Texas Instruments 功能描述:THREE PORT CBL TRNSCVR/ARBITER 1TX 1RX 400MBPS 80HTQFP - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。