![](http://datasheet.mmic.net.cn/370000/TRCV0110G_datasheet_16743145/TRCV0110G_2.png)
TRCV0110G
10 Gbits/s Clock Recovery, 1:16 Data Demultiplexer
Advance Data Sheet
August 2000
2
Lucent Technologies Inc.
Table of Contents
Contents
Page
Features ...................................................................................................................................................................1
Applications ..............................................................................................................................................................1
Description ................................................................................................................................................................1
Pin Information .........................................................................................................................................................4
Functional Overview ...............................................................................................................................................11
FEC Rate Support ..................................................................................................................................................11
Clock and Data Recovery (CDR) ............................................................................................................................11
Data Input Circuit .................................................................................................................................................11
Clock Recovery Operation ...................................................................................................................................12
Clock Recovery PLL Loop Filter ..........................................................................................................................12
CDR Acquisition Time ..........................................................................................................................................13
CDR Generated Jitter ..........................................................................................................................................13
CDR Input Jitter Tolerance ..................................................................................................................................13
Data Path Configuration Option (ENLBDN) .........................................................................................................13
Loss of Lock (LCKLOSSN) ..................................................................................................................................13
Clock Recovery Jitter Tolerance and Jitter Transfer Specifications .....................................................................14
Reference Frequency (REFCLKP/N, REFFREQ) (Standard SONET Rate) ........................................................15
Reference Frequency (REFCLKP/N, REFFREQ) (FEC Rate) ............................................................................15
Demultiplexer Operation .........................................................................................................................................16
Demultiplexer Data Mute (MUTEDMXN) .............................................................................................................16
CK622P/N Output Mute (MUTE622N) .................................................................................................................16
CKOP/N Output Frequency Select (FREQCKO) .................................................................................................16
CKOP/N Output Mute (MUTECKON) ..................................................................................................................16
Reset (RESETN) ..................................................................................................................................................16
Absolute Maximum Ratings ....................................................................................................................................17
Handling Precautions .............................................................................................................................................17
Operating Conditions ..............................................................................................................................................17
Electrical Characteristics ........................................................................................................................................18
LVDS, CMOS, and CML Input Pins .....................................................................................................................18
Timing Characteristics ............................................................................................................................................21
Output Timing ......................................................................................................................................................21
Outline Diagram ......................................................................................................................................................22
177-Pin BGA ........................................................................................................................................................22
Ordering Information ...............................................................................................................................................23