- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄103066 > TPS59116RGER (TEXAS INSTRUMENTS INC) SWITCHING CONTROLLER, PQCC24 PDF資料下載
參數(shù)資料
| 型號(hào)： | TPS59116RGER |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | SWITCHING CONTROLLER, PQCC24 |
| 封裝： | 4 X 4 MM, GREEN, PLASTIC, VQFN-24 |
| 文件頁數(shù)： | 3/36頁 |
| 文件大?。?/td> | 827K |
| 代理商： | TPS59116RGER |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
TI Information — Selective Disclosure
www.ti.com
SLUSA57 – NOVEMBER 2010
PWM Frequency and Adaptive On-Time Control
TPS59116 employs adaptive on-time control scheme and does not have a dedicated oscillator on board.
However, the device runs with fixed 400-kHz pseudo-constant frequency by feed-forwarding the input and output
voltage into the on-time one-shot timer. The on-time is controlled inverse proportional to the input voltage and
proportional to the output voltage so that the duty ratio is kept as VOUT/VIN technically with the same cycle time.
Although the TPS59116 does not have a pin connected to VIN, the input voltage is monitored at LL pin during
the ON state. This helps pin count reduction to make the part compact without sacrificing its performance. In
order to secure minimum ON-time during startup, feed-forward from the output voltage is enabled after the output
becomes 750 mV or larger.
VDDQ Output Voltage Selection
TPS59116 can be used for both of DDR (VVDDQ = 2.5 V) and DDR2 (VVDDQ = 1.8 V) power supply and adjustable
output voltage (0.75 V < VVDDQ < 3 V) by connecting VDDQSET pin as shown in Table 1. Use adjustable output
voltage scheme for DDR3 application.
Table 1. VDDQSET and Output Voltages
VDDQSET
VDDQ (V)
VTTREF and VTT
NOTE
GND
2.5
VVDDQSNS/2
DDR
V5IN
1.8
VVDDQSNS/2
DDR2
FB Resistors
1.5
VVDDQSNS/2
DDR3
RUP= RDOWN=75 k
FB Resistors
Adjustable
VVDDQSNS/2
0.75 V < VVDDQ < 3 V
(1)
VTT Linear Regulator and VTTREF
TPS59116 integrates high performance low-dropout linear regulator that is capable of sourcing and sinking
current up to 3 A. This VTT linear regulator employs ultimate fast response feedback loop so that small ceramic
capacitors are enough to keep tracking the VTTREF within ±40 mV at all conditions including fast load transient.
To achieve tight regulation with minimum effect of wiring resistance, a remote sensing terminal, VTTSNS, should
be connected to the positive node of VTT output capacitor(s) as a separate trace from VTT pin. For stable
operation, total capacitance of the VTT output terminal can be equal to or greater than 20 mF. It is recommended
to attach two 10-mF ceramic capacitors in parallel to minimize the effect of ESR and ESL. If ESR of the output
capacitor is greater than 2 m
Ω, insert an RC filter between the output and the VTTSNS input to achieve loop
stability. The RC filter time constant should be almost the same or slightly lower than the time constant made by
the output capacitor and its ESR. VTTREF block consists of on-chip 1/2 divider, LPF and buffer. This regulator
also has sink and source capability up to 10 mA. Bypass VTTREF to GND by a 0.033-mF ceramic capacitor for
stable operation.
Outputs Management by S3, S5 Control
In the DDR/DDR2/DDR3 memory applications, it is important to keep VDDQ always higher than VTT/VTTREF
including both start-up and shutdown. TPS59116 provides this management by simply connecting both S3 and
S5 terminals to the sleep-mode signals such as SLP_S3 and SLP_S5 in the notebook PC system. All of VDDQ,
VTTREF and VTT are turned on at S0 state (S3 = S5 = high). In S3 state (S3 = low, S5 = high), VDDQ and
VTTREF voltages are kept on while VTT is turned off and left at high impedance (high-Z) state. The VTT output
is floated and does not sink or source current in this state. In S4/S5 states (S3 = S5 = low), all of the three
outputs are disabled. Outputs are discharged to ground according to the discharge mode selected by MODE pin
(see VDDQ and VTT Discharge Control section). Each state code represents as follow; S0 = full ON, S3 =
suspend to RAM (STR), S4 = suspend to disk (STD), S5 = soft OFF. (See Table 2)
Table 2. S3 and S5 Control
STATE
S3
S5
VDDQ
VTTREF
VTT
S0
HI
On
S3
LO
HI
On
Off (Hi-Z)
S4/S5
LO
Off (Discharge)
(1)
VVDDQ≥ 1.2 V when used as VLDOIN.
Copyright 2010, Texas Instruments Incorporated
11
Product Folder Link(s): TPS59116
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TRU050-GACFA17.920-8.960 | PHASE LOCKED LOOP, CDSO16 |
| TRU050-GACFA41.2416-20.6208 | PHASE LOCKED LOOP, CDSO16 |
| TRU050-GACGA16.896-8.448 | PHASE LOCKED LOOP, CDSO16 |
| TRU050-GACHA13.824-6.912 | PHASE LOCKED LOOP, CDSO16 |
| TRU050-GALGA47.457-23.7285 | PHASE LOCKED LOOP, CDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TPS59116RGET | 功能描述:DC/DC 開關(guān)控制器 Complete DDR,DDR2, & DDR3 Mem Pwr Sol RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
| TPS59124RGER | 功能描述:DC/DC 開關(guān)控制器 Dual Sync Step-Down Controller RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
| TPS59124RGET | 功能描述:DC/DC 開關(guān)控制器 Dual Sync Step-Down Controller RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
| TPS59610EVM-634 | 功能描述:電源管理IC開發(fā)工具 TPS59610 Eval Mod RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評(píng)估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| TPS59610EVM-675 | 功能描述:電源管理IC開發(fā)工具 TPS59610 Eval Mod RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評(píng)估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。