- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385009 > TP3410 (NATIONAL SEMICONDUCTOR CORP) TP3410 ISDN Basic Access Echo-Cancelling 2B1Q U Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | TP3410 |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | TP3410 ISDN Basic Access Echo-Cancelling 2B1Q U Transceiver |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PDIP24 |
| 文件頁(yè)數(shù)： | 4/32頁(yè) |
| 文件大?。?/td> | 436K |
| 代理商： | TP3410 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
Pin Descriptions
(Continued)
Pin
Symbol
No.
Description
13
Bx
The digital input for multiplexed B, D and
control data clocked by BCLK at the rate
of 1 data bit per 2 BCLK cycles, and 32
data bits per 8 kHz frame defined by FSa.
11
Br
The open-drain n-channel output for multi-
plexed B, D and control data clocked by
BCLK at the rate of 1 data bit per 2 BCLK
cycles, and 32 data bits per 8 kHz frame
defined by FSa. A pull-up resistor is re-
quired to define the logical 1 state.
6
FSa
In GCI Slave mode (MO connected low),
this pin is the 8 kHz Frame Sync pulse in-
put, requiring a positive edge to indicate
the start of the GCI slot time for both
transmit and receive data at Bx and Br. In
GCI Master mode, this pin is the 8 kHz
Frame Sync CMOS output pulse.
Pin
No.
Symbol
Description
17 S2/CLS
19 S1
7
In GCI Slave mode (MO
e
0):
input pins S2, S1 and S0 together pro-
SO/FSb
(
vide a 3-bit binary-coded select port for
the GCI channel number; S2 is the msb.
These pins must be connected either to
V
CC
D or GND to select the 1-of-8 GCI
slots which are available if BCLK
t
4.096
MHz is used.
In GCI Master mode (MO
e
1)
S2/CLS is the GCI Clock Select input.
Connect this pin high to select BCLK
e
1.536 MHz; connect CLS low to select
BCLK
e
512 kHz. SO/FSb is a Frame
Sync CMOS output pulse which identifies
the B2 channel.
18 ES1
While in GCI mode, the ES1, ES2 pins are
local input pins. The status of the pins can
be accessed via the RXM56 register bits
5,6 corresponding to ES1, ES2.
16 ES2
(
15 LEC
Latched External Control output, which is
the output of a latched bit in the TXM56
Register.
4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TP3410J | TP3410 ISDN Basic Access Echo-Cancelling 2B1Q U Transceiver |
| TP3420AJ | ISDN S/T Interface Device |
| TP3420A | ISDN S/T Interface Device |
| TP3420AN | ISDN S/T Interface Device |
| TP3420AV | ISDN S/T Interface Device |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TP3410C WAF | 制造商:Texas Instruments 功能描述: |
| TP3410J | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:TP3410 ISDN Basic Access Echo-Cancelling 2B1Q U Transceiver |
| TP3410J304 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-ISDN TRANSCEIVER |
| TP3410J-304 | 制造商:Texas Instruments 功能描述:ISDN LINE INTERFACE, BASIC, 28 Pin, Ceramic, DIP |
| TP3410J304/NOPB | 功能描述:IC TRANSCEIVER MONOLITHIC 28CDIP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。