- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385009 > TP3410 (NATIONAL SEMICONDUCTOR CORP) TP3410 ISDN Basic Access Echo-Cancelling 2B1Q U Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | TP3410 |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | TP3410 ISDN Basic Access Echo-Cancelling 2B1Q U Transceiver |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PDIP24 |
| 文件頁數(shù)： | 12/32頁 |
| 文件大小： | 436K |
| 代理商： | TP3410 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Functional Description
(Continued)
TL/H/9151–12
FIGURE 5-1. Format 1
TL/H/9151–13
FIGURE 5-2. Format 2
TL/H/9151–14
FIGURE 5-3. Format 3
Shown with example of Time-slot Assignment, and FS
a
e
FS
b
FIGURE 5. D-Port Interface Timing Using BCLK
7.0 MICROWIRE CONTROL PORT (MW
e
1)
When Format 1, 2, 3 or 4 is used, control information and
maintenance channel data is written into and read back
from the TP3410 via the Microwire port consisting of the
control clock CCLK; the serial data input, CI, and output,
CO; the Chip Select input, CS and the interrupt output INT.
The MW pin must be tied high to enable this port, and the
port may be used regardless of whether the device is pow-
ered up or down.Figures 6 and14 show the timing, which is
compatible with the Microwire port on the HPC and COPs
families of microcontrollers, and Tables II and III list the con-
trol functions and status indicators.
All read and write operations require 2 contiguous bytes. As
shown in Tables II and III, the first byte is the register ad-
dress and the second byte is the data byte. Status Registers
request service under control of the Interrupt Stack, with the
priority order listed in Table III.
To shift data to and from the TP3410, CCLK must be pulsed
high 16 times while CS is low. Data on the CI input is shifted
into the serial input register on the rising edge of each CCLK
pulse; simultaneously, data is shifted out from CO on each
falling edge of CCLK. Bit 7 of byte 1 is shifted first. CS must
return high at the end of the 2nd byte, after which the con-
tents of the input shift register are decoded, and the data is
loaded into the appropriate programmable register. Pulling
CS low also clears the INT pin if it was pulled low; if another
interrupt condition is queued on the Interrupt Stack it can
only pull the INT pin low when CS is high. When CS is high
the CO pin is in the high-impedance state, enabling the CO
pins of many devices to be multiplexed together.
12
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TP3410J | TP3410 ISDN Basic Access Echo-Cancelling 2B1Q U Transceiver |
| TP3420AJ | ISDN S/T Interface Device |
| TP3420A | ISDN S/T Interface Device |
| TP3420AN | ISDN S/T Interface Device |
| TP3420AV | ISDN S/T Interface Device |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TP3410C WAF | 制造商:Texas Instruments 功能描述: |
| TP3410J | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:TP3410 ISDN Basic Access Echo-Cancelling 2B1Q U Transceiver |
| TP3410J304 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-ISDN TRANSCEIVER |
| TP3410J-304 | 制造商:Texas Instruments 功能描述:ISDN LINE INTERFACE, BASIC, 28 Pin, Ceramic, DIP |
| TP3410J304/NOPB | 功能描述:IC TRANSCEIVER MONOLITHIC 28CDIP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。