- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383960 > TMX320C6411AZLZ (Texas Instruments, Inc.) FIXED POINT DIGITAL SIGNAL PROCESSOR PDF資料下載
參數(shù)資料
| 型號： | TMX320C6411AZLZ |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | FIXED POINT DIGITAL SIGNAL PROCESSOR |
| 中文描述： | 定點數(shù)字信號處理器 |
| 文件頁數(shù)： | 59/119頁 |
| 文件大?。?/td> | 1742K |
| 代理商： | TMX320C6411AZLZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當前第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁
SPRS196H MARCH 2002 REVISED JULY 2004
59
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
clock PLL (continued)
PLLMULT
1
0
PLLCLK
CLKMODE0
(See Table 24)
CLKIN
C2
C1
EMI
filter
3.3 V
/2
/8
/4
/6
00 01 10
CPU Clock
Configuration Bus
Timer Internal Clock
CLKOUT4,
McBSP Internal Clock
CLKOUT6
ECLKIN_SEL[1:0]
/2
/4
EMIF
00 01 10
EK2RATE
(GBLCTL.[19,18])
ECLKOUT2
ECLKOUT1
PLL x6
10
μ
F
0.1
μ
F
ECLKIN
(For the PLL Options, CLKMODE0 Pin Setup, and
PLL Clock Frequency Ranges, see Table 24.)
Internal to C6411
PLLV
NOTES: A. Place all PLL external components (C1, C2, and the EMI Filter) as close to the C6000
DSP device as possible. For the best
performance, TI recommends that all the PLL external components be on a single side of the board without jumpers, switches, or
components other than the ones shown.
B. For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (C1, C2, and the EMI
Filter).
C. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DVDD.
D. EMI filter manufacturer TDK part number ACF451832-333, -223, -153, -103. Panasonic part number EXCCET103U.
Figure 6. External PLL Circuitry for Either PLL Multiply Modes or x1 (Bypass) Mode
Table 24. TMS320C6411 PLL Multiply Factor Options, Clock Frequency Ranges, and Typical Lock Time
GLZ and ZLZ PACKAGE 23 x 23 mm BGA
CLKMODE0
CLKMODE
(PLL MULTIPLY
FACTORS)
CLKIN
RANGE
(MHz)
CPU CLOCK
FREQUENCY
RANGE (MHz)
CLKOUT4
RANGE (MHz)
CLKOUT6
RANGE (MHz)
TYPICAL
LOCK TIME
(
μ
s)§
N/A
0
Bypass (x1) [default]
3075.75
3075.75
7.518.93
512.62
1
x6
3050.5
180303
4575.75
3050.5
75
These clock frequency range values are applicable to a C6411300 speed device.
Use an external pullup resistor on the CLKMODE0 pin to set the C6411 device to the valid PLL multiply clock mode (x6). With an internal pulldown
resistor on the CLKMODE0 pin, the default clock mode is x1 (bypass).
§Under some operating conditions, the maximum PLL lock time may vary by as much as 150% from the specified typical value. For example, if
the typical lock time is specified as 100
μ
s, the maximum value may be as long as 250
μ
s.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMX320C6411GLZ | FIXED POINT DIGITAL SIGNAL PROCESSOR |
| TMX320C6411ZLZ | FIXED POINT DIGITAL SIGNAL PROCESSOR |
| TMX32C6411AGLZ | FIXED POINT DIGITAL SIGNAL PROCESSOR |
| TMP32C6411AZLZ | FIXED POINT DIGITAL SIGNAL PROCESSOR |
| TMP320C6411AZLZ | FIXED POINT DIGITAL SIGNAL PROCESSOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMX320C6411GLZ | 制造商:Rochester Electronics LLC 功能描述:C6411 1V/300MHZ PROTOTYPES - Bulk 制造商:Texas Instruments 功能描述: |
| TMX320C6411GLZ300 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMX320C6411GLZ5E0 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMX320C6411GLZA300 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMX320C6411GLZA5E0 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS |
發(fā)布緊急采購，3分鐘左右您將得到回復。