- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄382628 > TMP320F2812ZHHQ (Texas Instruments, Inc.) MICROSCOPE LTD SHOP W/DL RETICLE PDF資料下載
參數(shù)資料
| 型號(hào)： | TMP320F2812ZHHQ |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | MICROSCOPE LTD SHOP W/DL RETICLE |
| 中文描述： | TMS320R2811，TMS320R2812數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 58/147頁(yè) |
| 文件大小： | 2021K |
| 代理商： | TMP320F2812ZHHQ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)當(dāng)前第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)
Peripherals
58
June 2004
SPRS257
4.3
Enhanced Analog-to-Digital Converter (ADC) Module
A simplified functional block diagram of the ADC module is shown in Figure 4
4. The ADC module consists
of a 12-bit ADC with a built-in sample-and-hold (S/H) circuit. Functions of the ADC module include:
12-bit ADC core with built-in S/H
Analog input: 0.0 V to 3.0 V (Voltages above 3.0 V produce full-scale conversion results.)
Fast conversion rate: 80 ns at 25-MHz ADC clock, 12.5 MSPS
16-channel, MUXed inputs
Autosequencing capability provides up to 16 “autoconversions” in a single session. Each conversion can
be programmed to select any 1 of 16 input channels
Sequencer can be operated as two independent 8-state sequencers or as one large 16-state sequencer
(i.e., two cascaded 8-state sequencers)
Sixteen result registers (individually addressable) to store conversion values
The digital value of the input analog voltage is derived by:
Digital Value
4095
Input Analog Voltage
ADCLO
3
Multiple triggers as sources for the start-of-conversion (SOC) sequence
S/W
software immediate start
EVA
Event manager A (multiple event sources within EVA)
EVB
Event manager B (multiple event sources within EVB)
Flexible interrupt control allows interrupt request on every end-of-sequence (EOS) or every other EOS
Sequencer can operate in “start/stop” mode, allowing multiple “time-sequenced triggers” to synchronize
conversions
EVA and EVB triggers can operate independently in dual-sequencer mode
Sample-and-hold (S/H) acquisition time window has separate prescale control
The ADC module in R281x has been enhanced to provide flexible interface to event managers A and B. The
ADC interface is built around a fast, 12-bit ADC module with a fast conversion rate of 80 ns at 25-MHz ADC
clock. The ADC module has 16 channels, configurable as two independent 8-channel modules to service
event managers A and B. The two independent 8-channel modules can be cascaded to form a 16-channel
module. Although there are multiple input channels and two sequencers, there is only one converter in the
ADC module. Figure 4
4 shows the block diagram of the R281x ADC module.
The two 8-channel modules have the capability to autosequence a series of conversions, each module has
the choice of selecting any one of the respective eight channels available through an analog MUX. In the
cascaded mode, the autosequencer functions as a single 16-channel sequencer. On each sequencer, once
the conversion is complete, the selected channel value is stored in its respective RESULT register.
Autosequencing allows the system to convert the same channel multiple times, allowing the user to perform
oversampling algorithms. This gives increased resolution over traditional single-sampled conversion results.
A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMP320C2811ZHHQ | TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMR320F2811ZHHQ | TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMR320R2811ZHHQ | TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMX320F2811ZHHS | TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMX320R2811ZHHS | TMS320R2811, TMS320R2812 Digital Signal Processors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMP320F2812ZHHS | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMP320LBC57PBK80 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TMP320LC2401APAGA | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DSP CONTROLLERS |
| TMP320LC2401APAGS | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DSP CONTROLLERS |
| TMP320LC2401APGA | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DSP CONTROLLERS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。