參數(shù)資料
型號: TMP320F2812ZHHQ
廠商: Texas Instruments, Inc.
英文描述: MICROSCOPE LTD SHOP W/DL RETICLE
中文描述: TMS320R2811,TMS320R2812數(shù)字信號處理器
文件頁數(shù): 107/147頁
文件大小: 2021K
代理商: TMP320F2812ZHHQ
E
1
S
Table 6
21. SPI Master Mode External Timing (Clock Phase = 1)
NO.
SPI WHEN (SPIBRR + 1) IS EVEN
OR SPIBRR = 0 OR 2
SPI WHEN (SPIBRR + 1)
IS ODD AND SPIBRR > 3
UNIT
MIN
MAX
128t
c(LCO)
MIN
MAX
1
t
c(SPC)M
Cycle time, SPICLK
Pulse duration, SPICLK high
(clock polarity = 0)
4t
c(LCO)
5t
c(LCO)
127t
c(LCO)
ns
2
§
t
w(SPCH)M
0.5t
c(SPC)M
10
0.5t
c(SPC)M
0.5t
c(SPC)M
0.5t
c(LCO)
10
0.5t
c(SPC)M
0.5t
c(LCO)
ns
t
w(SPCL)M
Pulse duration, SPICLK low
(clock polarity = 1)
0.5t
c(SPC)M
10
0.5t
c(SPC)M
0.5t
c(SPC)M
0.5t
c(LCO)
10
0.5t
c(SPC)M
0.5t
c(LCO)
3
§
t
w(SPCL)M
Pulse duration, SPICLK low
(clock polarity = 0)
0.5t
c(SPC)M
10
0.5t
c(SPC)M
0.5t
c(SPC)M
+0.5t
c(LCO)
10
0.5t
c(SPC)M
+ 0.5t
c(LCO)
ns
t
w(SPCH)M
Pulse duration, SPICLK high
(clock polarity = 1)
0.5t
c(SPC)M
10
0.5t
c(SPC)M
0.5t
c(SPC)M
+0.5t
c(LCO)
10
0.5t
c(SPC)M
+ 0.5t
c(LCO)
6
§
t
su(SIMO-SPCH)M
Setup time, SPISIMO data
valid before SPICLK high
(clock polarity = 0)
0.5t
c(SPC)M
10
0.5t
c(SPC)M
10
ns
t
su(SIMO-SPCL)M
Setup time, SPISIMO data
valid before SPICLK low
(clock polarity = 1)
0.5t
c(SPC)M
10
0.5t
c(SPC)M
10
7
§
t
v(SPCH-SIMO)M
Valid time, SPISIMO data
valid after SPICLK high
(clock polarity = 0)
0.5t
c(SPC)M
10
0.5t
c(SPC)M
10
ns
t
v(SPCL-SIMO)M
Valid time, SPISIMO data
valid after SPICLK low
(clock polarity = 1)
0.5t
c(SPC)M
10
0.5t
c(SPC)M
10
10
§
t
su(SOMI-SPCH)M
Setup time, SPISOMI before
SPICLK high
(clock polarity = 0)
0
0
ns
t
su(SOMI-SPCL)M
Setup time, SPISOMI before
SPICLK low
(clock polarity = 1)
0
0
11
§
t
v(SPCH-SOMI)M
Valid time, SPISOMI data
valid after SPICLK high
(clock polarity = 0)
Valid time, SPISOMI data
valid after SPICLK low
(clock polarity = 1)
0.25t
c(SPC)M
10
0.5t
c(SPC)M
10
ns
t
v(SPCL-SOMI)M
0.25t
c(SPC)M
10
0.5t
c(SPC)M
10
The MASTER/SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is set.
t
c(SPC)
= SPI clock cycle time = LS4
t
c(LCO)
= LSPCLK cycle time
§
The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).
NOTE: Internal clock prescalers must be adjusted such that the SPI clock speed is not greater than the I/O buffer speed limit (20 MHz).
or
LSPCLK
(SPIBRR
1)
ADVANCE INFORMATION
相關PDF資料
PDF描述
TMP320C2811ZHHQ TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320F2811ZHHQ TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320R2811ZHHQ TMS320R2811, TMS320R2812 Digital Signal Processors
TMX320F2811ZHHS TMS320R2811, TMS320R2812 Digital Signal Processors
TMX320R2811ZHHS TMS320R2811, TMS320R2812 Digital Signal Processors
相關代理商/技術參數(shù)
參數(shù)描述
TMP320F2812ZHHS 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMP320LBC57PBK80 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TMP320LC2401APAGA 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
TMP320LC2401APAGS 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
TMP320LC2401APGA 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS