- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98266 > TMC2491AR2C (FAIRCHILD SEMICONDUCTOR CORP) COLOR SIGNAL ENCODER, PQCC44 PDF資料下載
參數(shù)資料
| 型號： | TMC2491AR2C |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 顏色信號轉(zhuǎn)換 |
| 英文描述： | COLOR SIGNAL ENCODER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 33/36頁 |
| 文件大?。?/td> | 208K |
| 代理商： | TMC2491AR2C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁
TMC2490A/TMC2491A
PRODUCT SPECIFICATION
6
Table 2. Default Register Values on Reset
Control Register Denitions
Reg
Dt
Reg
Dt
Reg
Dt
Reg
Dt
Reg
Dt
00
97
04
00
08
00
0C
00
20
80
01
24
05
01
09
00
0D
00
21
80
02
90(91)
06
00
0A
00
0E
00
22
00
03
xx
07
00
0B
00
0F
F2
Reg
Bit
Name
Description
00
7–0
PARTID2
Reads back 97h
01
7–0
PARTID1
Reads back 24h
02
7–0
PARTID0
Reads back 90h (91h)
03
7–0
REVID
Reads back a value corresponding to the revision letter of the silicon.
Global Control Register (04)
7
6
5
4
3
2
1
0
MASTER
NGSEL
YCDELAY
RAMPEN
YCDIS
COMPDIS
FORMAT
Reg
Bit
Name
Description
04
7
MASTER
Master Mode. When MASTER = 1, the encoder generates its own video
timing and outputs signals VSYNC (or T/B), HSYNC, SELC, and PDC (or
CBSEL). When MASTER = 0, the TMC2490(1)A extracts timing from the
embedded EAV codeword in the video datastream and optionally outputs
signals VSYNC (or T/B), HSYNC, SELC, and PDC (or CBSEL).
04
6
NGSEL
NTSC Gain Selection.
04
5
YCDELAY
Luma to chroma delay. When HIGH, the luminance path within the
TMC2490(1)A is delayed by one PXCK period. The delay applies to both
COMPOSITE and LUMA outputs and may be used to compensate for group
delay variation of external filters. When LOW, luminance and chrominance
have the same latency.
04
4
RAMPEN
Modulated ramp enable. When HIGH, the TMC2490(1)A outputs a
modulated ramp test signal. When LOW, incoming digital video is encoded.
04
3
YCDIS
LUMA, CHROMA disable. When HIGH, the LUMA and CHROMA outputs
are disabled. Set LOW for normal enabled operation.
04
2
COMPDIS
COMPOSITE disable. When HIGH, the COMPOSITE output is disabled.
Set LOW for normal enabled operation.
04
1–0
FORMAT
Television standard select. Selects basic H&V timing parameters and
subcarrier frequency. Pedestal level and chrominance bandwidth are
independently programmed.
0 0
NTSC
0 1
PAL-B,G,H,I,N
1 0
PAL-M
1 1
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMC2491R2C | COLOR SIGNAL ENCODER, PQCC44 |
| TMC2493R2C | COLOR SIGNAL ENCODER, PQCC44 |
| TMC2590R2C | COLOR SIGNAL ENCODER, PQCC44 |
| TMC2601R2C | SPECIALTY CONSUMER CIRCUIT, PQCC44 |
| TMC3003KR2C30 | TRIPLE, PARALLEL, WORD INPUT LOADING, 0.015 us SETTLING TIME, 10-BIT DAC, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMC249A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Current Microstep Stepper Motor Driver with sensorless stall detection, protection / diagnostics and SPI Interface |
| TMC249-A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Current Microstep Stepper Motor Driver with Sensorless Stall D e t e c t i o n ,P rotection / Diagnosis and SPI Interface |
| TMC249A-LA | 制造商:Trinamic 功能描述:IC BRIDGE DRIVER SPI/ANLG 32QFN |
| TMC249A-SA | 制造商:Trinamic 功能描述:STEPPER MOTOR DRIVER SMD SO-28 制造商:Trinamic 功能描述:STEPPER MOTOR DRIVER, SMD, SO-28 制造商:Trinamic 功能描述:IC MOTOR DRIVER, FULL BRIDGE, 1mA SOIC-28; Motor Type:Full Bridge; No. of Outputs:8; Output Current:1mA; Output Voltage:34V; Driver Case Style:SOIC; No. of Pins:28; Supply Voltage Min:3V; Supply Voltage Max:5.5V; MSL:MSL 2 - 1 year ;RoHS Compliant: Yes |
| TMC249-EVAL | 制造商:Trinamic 功能描述:EVALUATION BOARD FOR TMC249 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。