參數(shù)資料
型號(hào): TLV320DAC3120IRHBR
廠商: TEXAS INSTRUMENTS INC
元件分類: DAC
英文描述: SERIAL INPUT LOADING, 24-BIT DAC, PQCC32
封裝: 5 X 5 MM, PLASTIC, QFN-32
文件頁(yè)數(shù): 48/110頁(yè)
文件大?。?/td> 1230K
代理商: TLV320DAC3120IRHBR
÷ M
GPIO1 (CLKOUT)
CDIV_CLKIN
MCLK
BCLK
DIN
PLL_CLK
DAC_CLK
DAC_MOD_CLK
M = 1, 2, ..., 127, 128
B0363-01
PLL_CLKIN R J.D
PLL_CLK
P
=
SLAS659 – NOVEMBER 2009
www.ti.com
Figure 5-18. General-Purpose Clock Output Options
Table 5-21. Maximum TLV320DAC3120 Clock Frequencies
Clock
DVDD
≥ 1.65 V
CODEC_CLKIN
≤ 110 MHz
DAC_CLK (DAC DSP clock)
≤ 49.152 MHz
DAC_miniDSP_CLK
≤ 49.152MHz with DRC disabled
≤ 48 MHz with DRC enabled
DAC_MOD_CLK
6.758 MHz
DAC_fS
0.192 MHz
BDIV_CLKIN
55 MHz
CDIV_CLKIN
100 MHz when M is odd
110 MHz when M is even
5.7.1
PLL
For lower power consumption, it is best to derive the internal audio processing clocks using the simple
dividers. When the input MCLK or other source clock is not an integer multiple of the audio processing
clocks, then it is necessary to use the on-board PLL. The TLV320DAC3120 fractional PLL can be used to
generate an internal master clock used to produce the processing clocks needed by the DAC and
miniDSP. The programmability of this PLL allows operation from a wide variety of clocks that may be
available in the system.
The PLL input supports clocks varying from 512 kHz to 20 MHz and is register programmable to enable
generation of required sampling rates with fine resolution. The PLL can be turned on by writing to page 0 /
register 5, bit D7. When the PLL is enabled, the PLL output clock PLL_CLK is given by the following
equation:
(6)
where
R = 1, 2, 3, ..., 16 (page 0 / register 5, default value = 1)
J = 1, 2, 3, …, 63, (page 0 / register 6, default value = 4)
D = 0, 1, 2, …, 9999 (page 0 / register 7 and 8, default value = 0)
P = 1, 2, 3, …, 8 (page 0 / register 5, default value = 1)
42
APPLICATION INFORMATION
Copyright 2009, Texas Instruments Incorporated
Product Folder Link(s): TLV320DAC3120
相關(guān)PDF資料
PDF描述
TLV320DAC3120IRHBT SERIAL INPUT LOADING, 24-BIT DAC, PQCC32
TLV320DAC3202IYZJR VOLUME CONTROL CIRCUIT, PBGA20
TLV320DAC3202IYZJT VOLUME CONTROL CIRCUIT, PBGA20
TLV320DAC32IRHBR SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQCC32
TLV320DAC32IRHBTG4 SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQCC32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320DAC3120IRHBT 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Lo-Pwr Audio DAC w/ Audio Proc RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
TLV320DAC3120IRHBT 制造商:Texas Instruments 功能描述:D/A Converter (D-A) IC 制造商:Texas Instruments 功能描述:IC, DAC, 32BIT, 192KSPS, QFN-32
TLV320DAC32 制造商:BB 制造商全稱:BB 功能描述:LOW POWER STEREO AUDIO DAC FOR PORTABLE AUDIO/TELEPHONY
TLV320DAC3202 制造商:TI 制造商全稱:Texas Instruments 功能描述:LOW POWER HIGH FIDELITY I2S INPUT HEADSET IC
TLV320DAC3202BYZJR 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Lo Pwr Hi Fidelity I2S Input Headset IC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel