參數(shù)資料
型號(hào)： TLV320AIC3110IRHBR
廠商： TEXAS INSTRUMENTS INC
元件分類： 音頻／視頻放大
英文描述： AUDIO AMPLIFIER, PQCC32
封裝： 5 X 5 MM, GREEN, PLASTIC, QFN-32
文件頁(yè)數(shù)： 101/126頁(yè)
文件大?。?/td> 1528K
代理商： TLV320AIC3110IRHBR
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)當(dāng)前第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
SLAS647 – DECEMBER 2009
www.ti.com
time. This feature is enabled by register programming of the various pin selections. Table 5-43 shows the
primary and secondary audio interface selection and registers. Table 5-44 shows the selection criteria for
generating ADC_WCLK. Figure 5-50 is a high-level diagram showing the general signal flow and
multiplexing for primary and secondary audio interfaces. For detailed information, see Table 5-43,
Table 5-44, and the register-definition tables in Section 6.
Table 5-43. Primary and Secondary Audio Interface Selection
Desired Pin
Possible
Page 0 Registers
Comment
Function
Pins
R27/D2 = 1
Primary WCLK is output from codec
Primary WCLK
WCLK
(OUT)
R33/D5–D4
Select source of primary WCLK (DAC_fs, ADC_fs, or secondary WCLK)
Primary WCLK (IN)
WCLK
R27/D2 = 0
Primary WCLK is input to codec
R27/D3 = 1
Primary BCLK is output from codec
Primary BCLK
BCLK
(OUT)
R33/D7
Select source of primary WCLK (internal BCLK or secondary BCLK)
Primary BCLK (IN)
BCLK
R27/D3 = 0
Primary BCLK is input to codec
Primary DIN (IN)
DIN
R32/D0
Select DIN to internal interface (0 = primary DIN; 1 = secondary DIN)
R53/D3–D1 = 001
DOUT = primary DOUT for codec interface
Primary DOUT
DOUT
(OUT)
R33/D1
Select source for DOUT (0 = DOUT from interface block; 1 = secondary DIN)
R31/D4–D2 = 000
Secondary WCLK obtained from GPIO1 pin
GPIO1
R51/D5–D2 = 1001
GPIO1 = secondary WCLK output
R33/D3–D2
Select source of secondary WCLK (DAC_fS, ADC_fS, or primary WCLK)
Secondary WCLK
(OUT)
R31/D4–D2 = 011
Secondary WCLK obtained from DOUT pin
DOUT
R53/D3–D1 = 111
DOUT = secondary WCLK output
R33/D3–D2
Select source of secondary WCLK (DAC_fS, ADC_fS, or primary WCLK)
R31/D4–D2 = 000
Secondary WCLK obtained from GPIO1 pin
Secondary WCLK
GPIO1
(IN)
R51/D5–D2 = 0001
GPIO1 enabled as secondary input
R31/D7–D5 = 000
Secondary BCLK obtained from GPIO1 pin
GPIO1
R51/D5–D2 = 1000
GPIO1 = secondary BCLK output
R33/D6
Select source of secondary BCLK (primary BCLK or internal BCLK)
Secondary BCLK
(OUT)
R31/D7–D5 = 011
Secondary BCLK obtained from DOUT pin
DOUT
R53/D3–D1 = 110
DOUT = secondary BCLK output
R33/D6
Select source of secondary BCLK (primary BCLK or internal BCLK)
R31/D7–D5 = 000
Secondary BCLK obtained from GPIO1 pin
Secondary BCLK
GPIO1
(IN)
R51/D5–D2 = 0001
GPIO1 enabled as secondary input
R31/D1–D0 = 00
Secondary DIN obtained from GPIO1 pin
Secondary DIN (IN)
GPIO1
R51/D5–D2 = 0001
GPIO1 enabled as secondary input
R51/D5–D2 = 1011
GPIO1 = secondary DOUT
Secondary DOUT
GPIO1
Select source for secondary DOUT (0 = primary DIN; 1 = DOUT from
(OUT)
R33/D0
interface block)
Table 5-44. Generation of ADC_WCLK
ADC_WCLK
Possible
Page 0 Registers
Comment
Direction
Pins
R32/D7–D5 = 000
ADC_WCLK obtained from GPIO1 pin
OUTPUT
GPIO1
R51/D5–D2 = 0111
GPIO1 = ADC_WCLK
R32/D1
Select source of internal ADC_WCLK (0 = DAC_WCLK; 1 = ADC_WCLK)
R32/D7–D5 = 000
ADC_WCLK obtained from GPIO1 pin
INPUT
GPIO1
R51/D5–D2 = 0001
GPIO1 enabled as secondary input
R32/D1
Select source of internal ADC_WCLK (0 = DAC_WCLK; 1 = ADC_WCLK)
76
APPLICATION INFORMATION
Copyright 2009, Texas Instruments Incorporated
Product Folder Link(s): TLV320AIC3110
相關(guān)PDF資料
PDF描述
TLV320AIC3110IRHBT AUDIO AMPLIFIER, PQCC32
TLV320AIC3111IRHBT AUDIO AMPLIFIER, PQCC32
TLV320AIC3111IRHBR AUDIO AMPLIFIER, PQCC32
TLV320AIC3120IRHBR AUDIO AMPLIFIER, PQCC32
TLV320AIC3120IRHBT AUDIO AMPLIFIER, PQCC32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320AIC3110IRHBT 功能描述:接口—CODEC Low-Pwr Audio Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC3111 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low-Power Audio Codec With Embedded miniDSP and Stereo Class-D Speaker Amplifier
TLV320AIC3111_101 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low-Power Audio Codec With Embedded miniDSP and Stereo Class-D Speaker Amplifier
TLV320AIC3111EVM-K 功能描述:音頻 IC 開發(fā)工具 TLV320AIC3111 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
TLV320AIC3111IRHBR 功能描述:接口—CODEC Low-Pwr Audio CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*