參數(shù)資料
型號(hào): TLV320AIC3110IRHBR
廠(chǎng)商: TEXAS INSTRUMENTS INC
元件分類(lèi): 音頻/視頻放大
英文描述: AUDIO AMPLIFIER, PQCC32
封裝: 5 X 5 MM, GREEN, PLASTIC, QFN-32
文件頁(yè)數(shù): 10/126頁(yè)
文件大?。?/td> 1528K
代理商: TLV320AIC3110IRHBR
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
www.ti.com
SLAS647 – DECEMBER 2009
Page 1 / Register 47 (0x2F): MIC PGA
READ/
RESET
BIT
DESCRIPTION
WRITE
VALUE
D7
R/W
1
0: MIC PGA is controlled by bits D6–D0.
1: MIC PGA is at 0 dB.
D6–D0
R/W
000 0000
000 0000: PGA = 0 dB
000 0001: PGA = 0.5 dB
000 0010: PGA = 1 dB
...
111 0110: PGA = 59 dB
111 0111: PGA = 59.5 dB
111 1000–111 1111: Reserved. Do not write these sequences to these bits.
Page 1 / Register 48 (0x30): Delta-Sigma Mono ADC Channel Fine-Gain Input Selection for
P-Terminal
READ/
RESET
BIT
DESCRIPTION
WRITE
VALUE
D7–D6
R/W
00
00: MIC1LP is not selected for the MIC PGA.
(1) (2)
01: MIC1LP is selected for the MIC PGA with feed-forward resistance RIN = 10 k
.
10: MIC1LP is selected for the MIC PGA with feed-forward resistance RIN = 20 k
.
11: MIC1LP is selected for the MIC PGA with feed-forward resistance RIN = 40 k
.
D5–D4
R/W
00
00: MIC1RP is not selected for the MIC PGA.
01: MIC1RP is selected for the MIC PGA with feed-forward resistance RIN = 10 k
10: MIC1RP is selected for the MIC PGA with feed-forward resistance RIN = 20 k
11: MIC1RP is selected for the MIC PGA with feed-forward resistance RIN = 40 k
D3–D2
R/W
00
00: MIC1LM is not selected for the MIC PGA.
01: MIC1LM is selected for the MIC PGA with feed-forward resistance RIN = 10 k
10: MIC1LM is selected for the MIC PGA with feed-forward resistance RIN = 20 k
11: MIC1LM is selected for the MIC PGA with feed-forward resistance RIN = 40 k
D1–D0
R/W
00
Reserved. Write only zeros to these bits.
(1)
Program D7–D6 of registers 48 and 49 with same value.
(2)
Input impedance selection affects the microphone PGA gain. See the Analog Front End section for details.
Page 1 / Register 49 (0x31): ADC Input Selection for M-Terminal
READ/
RESET
BIT
DESCRIPTION
WRITE
VALUE
D7–D6
R/W
00
00: CM is not selected for the MIC PGA.
(1) (2)
01: CM is selected for the MIC PGA with feed-forward resistance RIN = 10 k
.
10: CM is selected for the MIC PGA with feed-forward resistance RIN = 20 k
.
11: CM is selected for the MIC PGA with feed-forward resistance RIN = 40 k
.
D5–D4
00
00: MIC1LM is not selected for the MIC PGA.
01: MIC1LM is selected for the MIC PGA with feed-forward resistance RIN = 10 k
.
10: MIC1LM is selected for the MIC PGA with feed-forward resistance RIN = 20 k
.
11: MIC1LM is selected for the MIC PGA with feed-forward resistance RIN = 40 k
.
D3–D0
R/W
0000
Reserved. Write only zeros to these bits.
(1)
Program D7–D6 of registers 48 and 49 with same value.
(2)
Input impedance selection affects the microphone PGA gain. See the Analog Front End section for details.
Page 1 / Register 50 (0x32): Input CM Settings
READ/
RESET
BIT
DESCRIPTION
WRITE
VALUE
D7
R/W
0
0: MIC1LP input is floating, if it is not used for the MIC PGA and analog bypass.
1: MIC1LP input is connected to CM internally, if it is not used for the MIC PGA and analog bypass.
D6
R/W
0
0: MIC1RP input is floating, if it is not used for the MIC PGA and analog bypass.
1: MIC1RP input is connected to CM internally, if it is not used for the MIC PGA and analog bypass.
D5
R/W
0
0: MIC1LM input is floating, if it is not used for the MIC PGA.
1: MIC1LM input is connected to CM internally, if it is not used for the MIC PGA.
D4–D1
R/W
0000
Reserved. Write only zeros to these bits.
D0
R
0
0: Not all programmed analog gains to the ADC have been applied yet.
1: All programmed analog gains to the ADC have been applied.
Copyright 2009, Texas Instruments Incorporated
REGISTER MAP
107
Product Folder Link(s): TLV320AIC3110
相關(guān)PDF資料
PDF描述
TLV320AIC3110IRHBT AUDIO AMPLIFIER, PQCC32
TLV320AIC3111IRHBT AUDIO AMPLIFIER, PQCC32
TLV320AIC3111IRHBR AUDIO AMPLIFIER, PQCC32
TLV320AIC3120IRHBR AUDIO AMPLIFIER, PQCC32
TLV320AIC3120IRHBT AUDIO AMPLIFIER, PQCC32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320AIC3110IRHBT 功能描述:接口—CODEC Low-Pwr Audio Codec RoHS:否 制造商:Texas Instruments 類(lèi)型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類(lèi)型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC3111 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Low-Power Audio Codec With Embedded miniDSP and Stereo Class-D Speaker Amplifier
TLV320AIC3111_101 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Low-Power Audio Codec With Embedded miniDSP and Stereo Class-D Speaker Amplifier
TLV320AIC3111EVM-K 功能描述:音頻 IC 開(kāi)發(fā)工具 TLV320AIC3111 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類(lèi)型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
TLV320AIC3111IRHBR 功能描述:接口—CODEC Low-Pwr Audio CODEC RoHS:否 制造商:Texas Instruments 類(lèi)型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類(lèi)型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel