- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384993 > TLV320AD11APZ (Texas Instruments, Inc.) 3.3 V INTEGRATED ADSL OVER POTS CODEC PDF資料下載
參數(shù)資料
| 型號： | TLV320AD11APZ |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | Codec |
| 英文描述： | 3.3 V INTEGRATED ADSL OVER POTS CODEC |
| 中文描述： | 3.3伏集成ADSL POTS和編解碼器 |
| 文件頁數(shù)： | 16/28頁 |
| 文件大?。?/td> | 412K |
| 代理商： | TLV320AD11APZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
TLV320AD11A
3.3 V INTEGRATED ADSL OVER POTS CODEC
SLWS087B – JUNE 1999 – REVISED MARCH 2000
16
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
register programming (continued)
SCR13 – EC channel digital gain control register Address:1101b
Contents at reset: 00000000b
SCR13 has the same format as SCR11. Check with SCR11 for details.
SCR14 – Miscellaneous control register 2
Address:1110b
Contents at reset: 00000000b
D7
D6
D5
D4
D3
D2
D1
D0
REGISTER
VALUE (HEX)
DESCRIPTION
0
0
0
0
–
–
–
1
One write operation reset. (see Note 9)
0
0
0
0
–
–
1
–
Enable FIFO
0
0
0
0
–
1
–
–
Bypass EC DHPF (25.875 kHz)
0
0
0
0
1
–
–
–
ECP and ECM are connected to weakly driven mid-supply. It can only be
used during EC power-down mode.
NOTE 9: Write-synchronized operation: A 1 is written to bit D0 of SCR14 register after pin ONE_WE is set to high. This sets the start point for
the TX/EC operation. During the first WETX pulse, data is written to the TX channel. During the second WETX pulse, data is written
to the EC channel. D0 of SCR14 is always self-cleared; therefore, the read-back value of bit D0 of SCR14 is always zero.
device initialization time
The TLV320AD11A completes all calibration and initialization in less than 1 second. This includes reference
settling time (
≈
950
μ
s), one rest after power up (1 serial frame), VCXODAC configuration (2 serial frames),
TX/RX gain select (4 serial frames), and self-calibration of the DAC (256X113 ns). Each 16-bit frame requires
up to 5
μ
s. The host processor needs to initiate this process upon a successful power up.
power-down
Both hardware and software power-down modes are provided. The serial interface is operative when the codec
is in power-down mode. By sending commands through serial interface, either the codec or part of the codec,
can be software powered down. All the references are kept on in the software power-down mode. The codec
can also be hardware powered down by setting PWDN pin to high. All the references are shut off in the hardware
power-down mode. The contents of the registers will not change in either power-down modes.
power supply grouping recommendation
The following power supply grouping is recommended for best performance of this device. Ferrite beads are
used to separate group1, group 2, and group 3 if the same 3.3-V analog power source is shared
Group 1: AVDD_FIL_TX, AVDD_FIL_EC, AVDD1_TX, AVDD2_TX, AVDD1_EC, AVDD2_EC
Group 2: AVDD_FIL_RX, AVDD_ADC
Group 3: AVDD_REF
Group 4: DVDD_BF, DVDD_CLK, DVDD_LG, DVDD_RX, DVDD_DAC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV320AIC23BGQER | STEREO AUDIO CODEC 8 TO 96 KHZ WITH INTEGRATED HEADPHONE AMPLIFIER |
| TLV3401CDBV | FAMILY OF NANOPOWER OPEN DRAIN OUTPUT COMPARATORS |
| TLV3401IDBV | FAMILY OF NANOPOWER OPEN DRAIN OUTPUT COMPARATORS |
| TLV431A | Low Voltage Precision Adjustable Shunt Regulator(低壓可調(diào)精密分流穩(wěn)壓器) |
| TLV431B | Low Voltage Precision Adjustable Shunt Regulator(低壓可調(diào)精密分流穩(wěn)壓器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320AD12A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3.3-V INTEGRATED ADSL CODEC |
| TLV320AD12APZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLV320AD543 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Single Channel Data/Fax Codec |
| TLV320AD543PT | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLV320ADC3001 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low-Power Stereo ADC With Embedded miniDSP for Wireless Handsets and Portable Audio |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。