- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384982 > TLC34075-135 (Texas Instruments, Inc.) Video Interface Palette PDF資料下載
參數(shù)資料
| 型號： | TLC34075-135 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Video Interface Palette |
| 中文描述： | 視頻接口面板 |
| 文件頁數(shù)： | 36/52頁 |
| 文件大?。?/td> | 284K |
| 代理商： | TLC34075-135 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
PARAMETER
UNIT
Clock cycle time
tcyc
ns
ns
Pulse duration, clock low
tw4
ns
Pulse duration, clock high
tw3
3
–
4
3.5 Timing Requirements
TLC34075-66
MIN
TLC34075-85
MIN
TLC34075-110
MIN
TLC34075-135
MIN
MAX
MAX
MAX
110
MAX
135
DOTCLK frequency
CLK0 frequency for VGA
pass-through mode
66
85
MHz
66
85
85
85
MHz
TTL
ECL
15.2
15.2
11.8
11.8
9.1
9.1
7.4
7.4
tsu1
Setup time, RS<0:3>
valid before RD or WR
↓
Hold time, RS<0:3> valid
after RD or WR
↓
Setup time, D<0:7> valid
before WR
↑
Hold time, D<0:7> valid
after WR
↑
Setup time, VGA<0:7> and
HSYNC, VSYNC, and
VGABLANK valid before
CLK0
↑
Hold time, VGA<0:7> and
HSYNC, VSYNC, and
VGABLANK valid after CLK0
↑
Setup time, P<0:31> valid
before SCLK
↑
Hold time, P<0:31> valid after
SCLK
↑
Setup time, HSYNC, VSYNC,
and BLANK valid before
VCLK
↓
Hold time, HSYNC, VSYNC,
and BLANK valid after VCLK
↓
Pulse duration, RD or WR low
Pulse duration, RD or WR high
10
10
10
10
ns
th1
10
10
10
10
ns
tsu2
35
35
35
35
ns
th2
0
0
0
0
ns
tsu3
2
2
2
2
ns
th3
2
2
2
2
ns
tsu4
2
2
2
0
ns
th4
5
5
5
5
ns
tsu5
5
5
5
5
ns
th5
2
2
2
2
ns
tw1
tw2
50
30
4.5
5.5
4.5
5.5
50
30
4
4
4
4
50
30
3.5
3.5
3.5
3.5
50
30
3
3
3
3
ns
ns
TTL
ECL
TTL
ECL
tw5
Pulse duration, SFLAG/NFLAG
high (see Note 4)
NOTES: 3. TTL input signals are 0 to 3 V with less than 3 ns rise/fall time between the 10% and 90% levels unless
otherwise specified. ECL input signals are VDD
–
1.8 V to VDD
–
0.8 V with less than 2 ns rise/fall time between
the 20% and 80% levels. For input and output signals, timing reference points are at the 10% and 90% signal
levels. Analog output loads are less than 10 pF. D<0:7> output loads are less than 50 pF. All other output loads
are less than 50 pF unless otherwise specified.
4. This parameter applies when the split shift register transfer (SSRT) function is enabled. See Section 2.9.1
for details.
30
30
30
30
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC34075-66 | Video Interface Palette |
| TLC34075-85 | Video Interface Palette |
| TLC352MFK | LinCMOSE DUAL DIFFERENTIAL COMPARATOR |
| TLC352MJG | LinCMOSE DUAL DIFFERENTIAL COMPARATOR |
| TLC363C20V8 | TRIPLE LOW CAPACITANCE MOUNT ZENER DIODE ARRAY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC34075-135AFN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLC34075-135AFNR | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette Data Manual |
| TLC34075-135FN | 制造商:Texas Instruments 功能描述:1024 X 768 PIXELS PALETTE-DAC DSPL CTLR, PQCC84 |
| TLC34075-66 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette |
| TLC34075-66AFN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。