參數(shù)資料
型號(hào): THS0842PFB
廠商: Texas Instruments, Inc.
英文描述: DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
中文描述: 雙輸入,8位,40 MSPS的低功耗模擬數(shù)字轉(zhuǎn)換器單路或雙路并行總線輸出
文件頁數(shù): 8/29頁
文件大小: 479K
代理商: THS0842PFB
THS0842
DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER
WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246 – DECEMBER 1999
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics over recommended operating conditions with f
CLK
= 80 MSPS and use
of internal voltage references, AV
DD
= DV
DD
= DRV
DD
= 3 V, T
A
= –40
°
C to 80
°
C, dual output bus mode
(unless otherwise noted) (continued)
dynamic performance
PARAMETER
TEST CONDITIONS
MIN
6.6
TYP
6.9
MAX
UNIT
fin = 1 MHz
fin = 15 MHz
fin = 20 MHz
fin = 1 MHz
fin = 15 MHz
fin = 20 MHz
fin = 1 MHz
fin = 15 MHz
fin = 20 MHz
fin = 1 MHz
fin = 15 MHz
fin = 20 MHz
See Note 6
Effective number of bits, ENOB
6.4
6.8
Bits
6.4
6.8
41.5
43.5
Signal-to-total harmonic distortion + noise, S/(THD+N)
40
42.5
dB
40
42.5
–51
–46
Total harmonic distortion (THD)
–48.5
–44
dB
–48.5
–44
48
53
Spurious free dynamic range (SFDR)
47
52.2
dB
46
52
Analog input full-power bandwidth, BW
600
MHz
Intermodulation distortion
f1 = 1 MHz, f2 = 1.02 MHz
50
dBc
I/Q channel crosstalk
Based on analog input voltage of –1 dBFS referenced to a 1.3 Vpp full-scale input range.
NOTE 6: The analog input bandwidth is defined as the maximum frequency of a –1 dBFS input sine that can be applied to the device for which
an extra 3 dB attenuation is observed in the reconstructed output signal.
AVDD = DVDD = DRVDD = 3.3 V
–52
dBc
timing requirements
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
MHz
flk
fclk
Maximum clock rate (see Note 7)
80
Minimum clock rate
10
kHz
td(O)
th(O)
Output delay time (see timing diagram)
CL = 10 pF
9
ns
Output hold time from COUT or COUT to data invalid
2
ns
td( i
td(pipe)
Pipeline delay (latency)
I data
5.5
5.5
5.5
CLK
cycles
Q data
6.5
6.5
6.5
td(a)
tj(a)
tdis
ten
tsu(O)
NOTE 7: Conversion rate is 1/2 the clock rate, fclk.
Aperture delay time
3
ns
Aperture jitter
1.5
ps, rms
Disable time, OE rising to Hi-Z
Enable time, OE falling to valid data
5
5
ns
ns
Output setup time from data to COUT or COUT
8
7
ns
相關(guān)PDF資料
PDF描述
THS10082CDA 10 bit TWO ANALOG INPUT, 8 MSPS SIMULTANEOUS SAMPLING ANALOG TO DIGITAL CONVERTER
THS1009CDA 10-BIT, 2 ANALOG INPUT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER
THS1009CDAG4 10-BIT, 2 ANALOG INPUT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER
THS1009CDAR 10-BIT, 2 ANALOG INPUT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER
THS1009CDARG4 10-BIT, 2 ANALOG INPUT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
THS10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EURO TERMINAL BLOCKS
THS10064 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT 6 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER
THS10064CDA 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 6 MSPS Quad Ch DSP/uP Ifc RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
THS10064CDAG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 6 MSPS Quad Ch DSP/uP Ifc RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
THS10064CDAR 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 6 MSPS Quad Ch DSP/uP Ifc RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32