- 您現(xiàn)在的位置：買賣IC網 > PDF目錄383944 > TF28F008SA-100 (INTEL CORP) 8-MBIT (1-MBIT x 8) FlashFileTM MEMORY PDF資料下載
參數(shù)資料
| 型號： | TF28F008SA-100 |
| 廠商： | INTEL CORP |
| 元件分類： | DRAM |
| 英文描述： | 8-MBIT (1-MBIT x 8) FlashFileTM MEMORY |
| 中文描述： | 1M X 8 FLASH 12V PROM, 100 ns, PDSO40 |
| 封裝： | 10 X 20 MM, REVERSE, TSOP-40 |
| 文件頁數(shù)： | 13/33頁 |
| 文件大?。?/td> | 466K |
| 代理商： | TF28F008SA-100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
28F008SA
Intelligent Identifier Command
The 28F008SA contains an Intelligent Identifier op-
eration, initiated by writing 90H into the Command
User Interface. Following the command write, a read
cycle from address 00000H retrieves the manufac-
turer code of 89H. A read cycle from address
00001H returns the device code of A2H. To termi-
nate the operation, it is necessary to write another
valid command into the register. Like the Read Array
command, the Intelligent Identifier command is func-
tional when V
PP
e
V
PPL
or V
PPH
.
Read Status Register Command
The 28F008SA contains a Status Register which
may be read to determine when a byte write or block
erase operation is complete, and whether that oper-
ation completed successfully. The Status Register
may be read at any time by writing the Read Status
Register command (70H) to the Command User In-
terface. After writing this command, all subsequent
read operations output data from the Status Regis-
ter, until another valid command is written to the
Command User Interface. The contents of the
Status Register are latched on the falling edge of
OE
Y
or CE
Y
, whichever occurs last in the read cy-
cle. OE
Y
or CE
Y
must be toggled to V
IH
before
further reads to update the Status Register latch.
The Read Status Register command functions when
V
PP
e
V
PPL
or V
PPH
.
Clear Status Register Command
The Erase Status and Byte Write Status bits are set
to ‘‘1’’s by the Write State Machine and can only be
reset by the Clear Status Register Command. These
bits indicate various failure conditions (see Table 4).
By allowing system software to control the resetting
of these bits, several operations may be performed
(such as cumulatively writing several bytes or eras-
ing multiple blocks in sequence). The Status Regis-
ter may then be polled to determine if an error oc-
curred during that sequence. This adds flexibility to
the way the device may be used.
Additionally, the V
PP
Status bit (SR.3) MUST be re-
set by system software before further byte writes or
block erases are attempted. To clear the Status
Register, the Clear Status Register command (50H)
is written to the Command User Interface. The Clear
Status Register command is functional when V
PP
e
V
PPL
or V
PPH
.
Erase Setup/Erase Confirm
Commands
Erase is executed one block at a time, initiated by a
two-cycle command sequence. An Erase Setup
command (20H) is first written to the Command User
Interface, followed by the Erase Confirm command
(D0H). These commands require both appropriate
sequencing and an address within the block to be
erased to FFH. Block preconditioning, erase and
verify are all handled internally by the Write State
Machine, invisible to the system. After the two-com-
mand erase sequence is written to it, the 28F008SA
automatically outputs Status Register data when
read (see Figure 8; Block Erase Flowchart). The
CPU can detect the completion of the erase event
by analyzing the output of the RY/BY
Y
pin, or the
WSM Status bit of the Status Register.
When erase is completed, the Erase Status bit
should be checked. If erase error is detected, the
Status Register should be cleared. The Command
User Interface remains in Read Status Register
mode until further commands are issued to it.
This two-step sequence of set-up followed by execu-
tion ensures that memory contents are not acciden-
tally erased. Also, reliable block erasure can only
occur when V
PP
e
V
PPH
. In the absence of this high
voltage, memory contents are protected against era-
sure. If block erase is attempted while V
PP
e
V
PPL
,
the V
PP
Status bit will be set to ‘‘1’’. Erase attempts
while V
PPL
k
V
PP
k
V
PPH
produce spurious results
and should not be attempted.
Erase Suspend/Erase Resume
Commands
The Erase Suspend command allows block erase
interruption in order to read data from another block
of memory. Once the erase process starts, writing
the Erase Suspend command (B0H) to the Com-
mand User Interface requests that the WSM sus-
pend the erase sequence at a predetermined point
in the erase algorithm. The 28F008SA continues to
output Status Register data when read, after the
Erase Suspend command is written to it. Polling the
WSM Status and Erase Suspend Status bits will de-
termine when the erase operation has been sus-
pended (both will be set to ‘‘1’’). RY/BY
Y
will also
transition to V
OH
.
At this point, a Read Array command can be written
to the Command User Interface to read data from
blocks other than that which is suspended. The only
other valid commands at this time are Read Status
Register (70H) and Erase Resume (D0H), at which
time the WSM will continue with the erase process.
The Erase Suspend Status and WSM Status bits of
the Status Register will be automatically cleared and
RY/BY
Y
will return to V
OL
. After the Erase Resume
command is written to it, the 28F008SA automatical-
ly outputs Status Register data when read (see Fig-
ure 9; Erase Suspend/Resume Flowchart). V
PP
must remain at V
PPH
while the 28F008SA is in Erase
Suspend.
13
相關PDF資料 |
PDF描述 |
|---|---|
| TFB2002BM | Futurebus+ I/O Controllers(面向未來總線I/O控制器) |
| TFB2010M | Futurebus+ Controllers(面向未來總線控制器) |
| TFF11092HN | Low phase noise LO generator |
| BLP7G10S-140 | Power LDMOS transistor |
| BLP7G10S-140G | Power LDMOS transistor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TF2-9V | 制造商:Panasonic Electric Works 功能描述: |
| TF2-9V-3 | 制造商:Panasonic Electric Works 功能描述: |
| TF-2A-69221-S | 制造商:Acme Electric Corporation XXX 功能描述: |
| TF2CFF5SP0010C | 功能描述:SWITCH SNAP ACTION SPDT 100MA 制造商:c&k components 系列:TF2 包裝:散裝 零件狀態(tài):有效 電路:SPDT 開關功能:開-瞬時 額定電流:100mA（AC） 額定電壓 - AC:125V 額定電壓 - DC:- 致動器類型:圓形（針狀沖桿） 安裝類型:底座安裝 端子類型:焊片 侵入防護:- 特性:- 操作力，扭矩:45gf 釋放力:7gf 預行程:0.068"（1.72mm） 差動行程:0.016"（0.4mm） 超行程:0.031"（0.79mm） 工作位置:0.579"（14.7mm） 機械壽命:- 電氣壽命:10，000 次循環(huán) 工作溫度:-40°C ~ 85°C 標準包裝:300 |
| TF2CFF5SP0040C | 功能描述:SWITCH SNAP ACT SPDT 100MA 125V 制造商:c&k components 系列:TF2 包裝:散裝 零件狀態(tài):有效 電路:SPDT 開關功能:開-瞬時 額定電流:100mA（AC） 額定電壓 - AC:125V 額定電壓 - DC:- 致動器類型:圓形（針狀沖桿） 安裝類型:底座安裝 端子類型:快速連接 - 0.187"（4.7mm） 侵入防護:- 特性:- 操作力，扭矩:45gf 釋放力:7gf 預行程:0.068"（1.72mm） 差動行程:0.016"（0.4mm） 超行程:0.031"（0.79mm） 工作位置:0.579"（14.7mm） 機械壽命:- 電氣壽命:10，000 次循環(huán) 工作溫度:-40°C ~ 85°C 標準包裝:300 |
發(fā)布緊急采購，3分鐘左右您將得到回復。